Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[pull] master from chipsalliance:master #2

Merged
merged 12 commits into from
Sep 27, 2023
Merged

Conversation

pull[bot]
Copy link

@pull pull bot commented Sep 27, 2023

See Commits and Changes for more details.


Created by pull[bot]

Can you help keep this open source service alive? 💖 Please sponsor : )

This makes it a bit easier to use the StoreGen circuit. StoreGen shouldn't error if the `typ` argument is narrower than `maxSize` would normally permit.

(cherry picked from commit 9a416a1)
Suppress SourceShrinker require if no shrinking is to be done (copy #3485)
Make StoreGen support narrow typ field (copy #3479)
Fix Makefrag for mill cross-compile (backport #3489)
Connect all s1_data fields in SimpleHellaIF (backport #3497)
(cherry picked from commit d477572)
* Remove vsim/emulator flows, add simple make verilog flowx

* Remove unnecessary dependencies from Makefile'

(cherry picked from commit 4a1715e)
Remove vsim/emulator flows, add simple make verilog flow (backport #3494)
@pull pull bot added the ⤵️ pull label Sep 27, 2023
@pull pull bot merged commit e377336 into EECS-NTNU:master Sep 27, 2023
24 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant