Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix(InToFp): fix the bit-width non-parameterization problem of fp_exp in the postnorm #162

Merged
merged 1 commit into from
Oct 29, 2024
Merged

fix(InToFp): fix the bit-width non-parameterization problem of fp_exp in the postnorm #162

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 4 additions & 1 deletion src/main/scala/yunsuan/scalar/IntToFP.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -72,6 +72,7 @@ class IntToFP_postnorm(val expWidth: Int, val precision: Int) extends Module {
(io.in.norm_int, io.in.lzc, io.in.is_zero, io.in.sign, io.rm)

val exp_raw = (63 + FloatPoint.expBias(expWidth)).U(11.W) - lzc

val sig_raw = in.head(precision - 1) // exclude hidden bit
val round_bit = in.tail(precision - 1).head(1)
val sticky_bit = in.tail(precision).orR
Expand All @@ -92,14 +93,16 @@ class IntToFP_postnorm(val expWidth: Int, val precision: Int) extends Module {
val fp_sig = rounder.io.out
val flow = fp_exp>((1<<expWidth)-2).U // underflow or overflow

val final_fp_exp = fp_exp(expWidth-1,0)

nv := false.B
dz := false.B
of := !in_sign && flow
uf := in_sign && flow
nx := flow || ix

io.result := Mux(flow, Mux(rmin, Cat(in_sign, FloatPoint.maxNormExp(expWidth).U(expWidth.W), ~0.U((precision-1).W)),
Cat(in_sign, ~0.U(expWidth.W), 0.U((precision-1).W))), Cat(in_sign, fp_exp, fp_sig))
Cat(in_sign, ~0.U(expWidth.W), 0.U((precision-1).W))), Cat(in_sign, final_fp_exp, fp_sig))
io.fflags := Cat(nv, dz, of, uf, nx)
}

Expand Down
Loading