During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+
+
How is verification done?
+
What frameworks are used? Are they used together?
+
What are the dominant coding styles? Would people align to those if they knew?
+
+
Knowing these would help the development of VUnit [1]; where do we put our efforts? do we add functionality or reuse functionality from others? where does it make sense to create tighter integrations with other tools? can we avoid spending time on endless indentation and casing discussions? Just let a tool fix it and move on.
+
It’s not hard to find strong opinions in every possible direction, but we are looking for more solid facts. Facts can be found where data is, and one of the biggest pile of easy accessible data is GitHub. For that reason, we have mined GitHub for relevant information about HDL projects and processed that data to find the most interesting facts.
+
The full story and the code used to derive these facts are part of an open science project, also hosted on GitHub and you can read it as it evolves. As with any open-source project we encourage contributions and suggestions on other interesting facts that we should derive.
NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+
+
+
+
+
+
+
diff --git a/articles/31/index.html b/articles/31/index.html
new file mode 100644
index 00000000..99d1c6c2
--- /dev/null
+++ b/articles/31/index.html
@@ -0,0 +1,206 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+
At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
Let me explain why OSVVM is the right methodology to go forward with.
+
+
+
+
+
diff --git a/articles/index.xml b/articles/index.xml
new file mode 100644
index 00000000..a6769e9b
--- /dev/null
+++ b/articles/index.xml
@@ -0,0 +1,110 @@
+
+
+
+ Articles on VHDL News
+ https://vhdl.github.io/news/articles/
+ Recent content in Articles on VHDL News
+ Hugo -- gohugo.io
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+
+
+
+
+ OSVVM & UVVM: Differences and Unification
+ https://vhdl.github.io/news/articles/33/
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+ https://vhdl.github.io/news/articles/33/
+ As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
+
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+ https://vhdl.github.io/news/articles/31/
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+ https://vhdl.github.io/news/articles/31/
+ @rodrigomelo9:
+ Happy to help again in an Abdus Salam International Centre for Theoretical Physics (ICTP) workshop talking about #VHDL and #FOSS for #FPGA
+ Links to slides (and coming soon the recording) of the mini crash course about VHDL:
+ http://indico.ictp.it/event/9644/session/2/contribution/11/material/slides/ http://indico.ictp.it/event/9644/session/3/contribution/14/material/slides/
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+ SusanaCanel - Proyectos VHDL
+ https://vhdl.github.io/news/articles/15/
+ Fri, 18 Sep 2020 03:59:05 +0000
+
+ https://vhdl.github.io/news/articles/15/
+ Youtube channel SusanaCanel contains 100+ videos (in spanish) about learning VHDL. The GitHub repository contains the sources used in the videos.
+
+
+
+ Open Source Formal Verification in VHDL
+ https://vhdl.github.io/news/articles/13/
+ Mon, 07 Sep 2020 09:57:20 +0000
+
+ https://vhdl.github.io/news/articles/13/
+
+
+
+
+ Learning FPGA programming, key points for a software developer
+ https://vhdl.github.io/news/articles/10/
+ Tue, 01 Sep 2020 16:45:34 +0000
+
+ https://vhdl.github.io/news/articles/10/
+ dev.to/targeted Learning FPGA programming, key points for a software developer (part 1, the time) Learning FPGA programming, key points for a software developer (part 2, registered logic) Learning FPGA programming, key points for a software developer (part 3, code patterns and inferred behavior)
+
+
+
+ What’s new in VHDL-2019 - VHDLwhiz
+ https://vhdl.github.io/news/articles/9/
+ Fri, 28 Aug 2020 17:27:03 +0000
+
+ https://vhdl.github.io/news/articles/9/
+
+
+
+
+ Create your own VVC for UVVM
+ https://vhdl.github.io/news/articles/7/
+ Wed, 19 Aug 2020 12:13:59 +0000
+
+ https://vhdl.github.io/news/articles/7/
+
+
+
+
+ Addressing VHDL Verification Challenges with OSVVM
+ https://vhdl.github.io/news/articles/4/
+ Tue, 18 Aug 2020 15:03:07 +0000
+
+ https://vhdl.github.io/news/articles/4/
+ An introduction to the capabilities of OSVVM utility and verification component libraries.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/cores/21/index.html b/cores/21/index.html
new file mode 100644
index 00000000..bb757017
--- /dev/null
+++ b/cores/21/index.html
@@ -0,0 +1,211 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+
Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+
Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+
From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
This presentation will give an overview of the Microwatt core. It will also include an overview of GHDL and how it can be used for both simulation and synthesis of a medium complexity VHDL project.
Cryptography IP-cores & tests written in VHDL / Verilog.
+
The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+
The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+
Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed. Whenever an unexpected situation occurs the application code is informed via precise and resumable hardware exceptions.
:books: For detailed information take a look at the NEORV32 documentation (online at GitHub-pages).
+
:label: The project’s change log is available in CHANGELOG.md. To see the changes between official releases visit the project’s release page.
+
:package: Exemplary setups targeting various FPGA boards and toolchains to get you started.
+
:kite: Supported by upstream Zephyr OS and FreeRTOS.
+
:bulb: Feel free to open a new issue or start a new discussion if you have questions, comments, ideas or if something is not working as expected. Or have a chat on our gitter channel. See how to contribute.
+
:rocket: Check out the quick links or directly jump to the User Guide to get started setting up your NEORV32 setup!
+
+
+
+
+
diff --git a/index.xml b/index.xml
new file mode 100644
index 00000000..b6a80424
--- /dev/null
+++ b/index.xml
@@ -0,0 +1,335 @@
+
+
+
+ VHDL News
+ https://vhdl.github.io/news/
+ Recent content on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ Welcome to VHDL News
+ https://vhdl.github.io/news/welcome/
+ Mon, 01 Jan 0001 00:00:00 +0000
+
+ https://vhdl.github.io/news/welcome/
+ Welcome to VHDL News Hacker News VHDL News is a bit different from other community sites, and we’d appreciate it if you’d take a minute to read the following as well as the guidelines.
+The community of hardware designers is small, open source HDL is a niche compared to other technology communities, and open source VHDL is a subset of the latter. Users/developers are typically lacking time to write proper docs and/or detailed articles to let their projects be known.
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+ CHIPS Alliance Announces Xilinx as its Newest Member
+ https://vhdl.github.io/news/past/35/
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+ https://vhdl.github.io/news/past/35/
+ Xilinx to continue to drive forward open source FPGA innovation
+SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
+
+
+ OSVVM & UVVM: Differences and Unification
+ https://vhdl.github.io/news/articles/33/
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+ https://vhdl.github.io/news/articles/33/
+ As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+ https://vhdl.github.io/news/articles/31/
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+ https://vhdl.github.io/news/articles/31/
+ @rodrigomelo9:
+ Happy to help again in an Abdus Salam International Centre for Theoretical Physics (ICTP) workshop talking about #VHDL and #FOSS for #FPGA
+ Links to slides (and coming soon the recording) of the mini crash course about VHDL:
+ http://indico.ictp.it/event/9644/session/2/contribution/11/material/slides/ http://indico.ictp.it/event/9644/session/3/contribution/14/material/slides/
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+ VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect
+ https://vhdl.github.io/news/cores/24/
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+ https://vhdl.github.io/news/cores/24/
+ Cryptography IP-cores & tests written in VHDL / Verilog.
+The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+ VHDL needs you!
+ https://vhdl.github.io/news/past/22/
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+ https://vhdl.github.io/news/past/22/
+ Are you familiar or experienced with LaTeX? In preparation for the next revision, the VHDL Analysis and Standarisation Group (VASG) decided to migrate the sources of the IEEE Std 1076-2019 Language Reference Manual (LRM) from a closed source binary file based tool (Adobe FrameMaker) to an open source text based solution (LaTeX); together with using a forge (gitlab.com/IEEE-P1076) for coordinating and keeping track of the modifications.
+Although many people think that the standards community is driven by vendors, that is a mistake noawadays.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/cores/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/cores/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/tools/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/tools/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Structured constraint files for HDL designs targeting FPGA boards
+ https://vhdl.github.io/news/tools/20/
+ Thu, 22 Oct 2020 21:52:32 +0000
+
+ https://vhdl.github.io/news/tools/20/
+ Any HDL design targeting FPGA boards needs constraint files in a vendor/tool specific format. Constraints are typically tied to the board and the interfaces, but not to the actual design. Therefore, copying them is inefficient and increases the maintenance burden of projects including multiple designs to be tested on several boards. This repository provides constraint definitions in a standardised and distributed format, fot decoupling board details from design sources.
+
+
+
+ What are the chances of having sb_ice40_components_syn.vhd freely distributed for the benefit of the community?
+ https://vhdl.github.io/news/past/19/
+ Fri, 09 Oct 2020 14:54:20 +0000
+
+ https://vhdl.github.io/news/past/19/
+
+
+
+
+ Docker dashboard (on Windows and Mac OS)
+ https://vhdl.github.io/news/tools/18/
+ Fri, 09 Oct 2020 08:48:50 +0000
+
+ https://vhdl.github.io/news/tools/18/
+
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+ Combining VUnit tests with cocotb components
+ https://vhdl.github.io/news/show/16/
+ Mon, 28 Sep 2020 06:09:01 +0000
+
+ https://vhdl.github.io/news/show/16/
+
+
+
+
+ SusanaCanel - Proyectos VHDL
+ https://vhdl.github.io/news/articles/15/
+ Fri, 18 Sep 2020 03:59:05 +0000
+
+ https://vhdl.github.io/news/articles/15/
+ Youtube channel SusanaCanel contains 100+ videos (in spanish) about learning VHDL. The GitHub repository contains the sources used in the videos.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ Open Source Formal Verification in VHDL
+ https://vhdl.github.io/news/articles/13/
+ Mon, 07 Sep 2020 09:57:20 +0000
+
+ https://vhdl.github.io/news/articles/13/
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ Learning FPGA programming, key points for a software developer
+ https://vhdl.github.io/news/articles/10/
+ Tue, 01 Sep 2020 16:45:34 +0000
+
+ https://vhdl.github.io/news/articles/10/
+ dev.to/targeted Learning FPGA programming, key points for a software developer (part 1, the time) Learning FPGA programming, key points for a software developer (part 2, registered logic) Learning FPGA programming, key points for a software developer (part 3, code patterns and inferred behavior)
+
+
+
+ What’s new in VHDL-2019 - VHDLwhiz
+ https://vhdl.github.io/news/articles/9/
+ Fri, 28 Aug 2020 17:27:03 +0000
+
+ https://vhdl.github.io/news/articles/9/
+
+
+
+
+ First VHDL-2019 examples on EDA playground
+ https://vhdl.github.io/news/past/8/
+ Sat, 22 Aug 2020 20:37:41 +0000
+
+ https://vhdl.github.io/news/past/8/
+ First examples of VHDL-2019 on EDA playground supported by Riviera Pro:
+ some of the new features of the std.env package private and alias in protected types
+
+
+
+ Create your own VVC for UVVM
+ https://vhdl.github.io/news/articles/7/
+ Wed, 19 Aug 2020 12:13:59 +0000
+
+ https://vhdl.github.io/news/articles/7/
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+ Addressing VHDL Verification Challenges with OSVVM
+ https://vhdl.github.io/news/articles/4/
+ Tue, 18 Aug 2020 15:03:07 +0000
+
+ https://vhdl.github.io/news/articles/4/
+ An introduction to the capabilities of OSVVM utility and verification component libraries.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/past/11/index.html b/past/11/index.html
new file mode 100644
index 00000000..9ef37595
--- /dev/null
+++ b/past/11/index.html
@@ -0,0 +1,212 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+
Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub. However, when separating professional and academic users we’re starting to see interesting differences and anomalies in the data.
+
The full story and the code used to derive these facts are part of an open science project. Everything can be reviewed and the results can be repeated. We encourage contributions and suggestions on other interesting facts that we should derive.
In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls? Especially when most professionals on GitHub don’t share their professional work but rather private projects.
+
The first part of this is to accurately establish whether a user on GitHub is a professional or not when the public profile doesn’t share such information. This was a bit of manual work but there are many other sources to that information: copyright notices, Git logs, LinkedIn, Google etc. In the end, only a small fraction of the users couldn’t be identified.
+
Second, this study do not expect, nor assume, that the work published by professionals on GitHub is the work produced at their companies. What we study is their practices. Those practices can be the same as the ones used at work or they may choose differently when they can decide on their own. Either way would lead to interesting conclusions. So which one is it? To figure out that we need to analyze where this study is statistically consistent with the Wilson study and where they are significantly different. This is the main theme of the next post but also this week’s findings are touching on the concepts of consistency and significant differences.
+
This week we’re looking for anomalies in the data with focus on regional differences. As it turns out only UVM has an even global adoption that is statistically consistent with the global distribution of VHDL users. The other frameworks have global presence but are significantly under and/or over represented in some regions.
The code used to derive these facts is part of an open science project. Everything can be reviewed and the results can be repeated. We encourage contributions and suggestions on other interesting facts that we should derive.
I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+
The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+
In the following examples, ghdl is being used, in what I believe, is the most straightforward way. See ghdl-yosys-plugin#usage for a workflow more adequate for larger projects.
+
+
+
+
+
+
+
+
+
+
+
diff --git a/past/19/index.html b/past/19/index.html
new file mode 100644
index 00000000..da7930d5
--- /dev/null
+++ b/past/19/index.html
@@ -0,0 +1,189 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ What are the chances of having sb_ice40_components_syn.vhd freely distributed for the benefit of the community?
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
Are you familiar or experienced with LaTeX? In preparation for the next revision, the VHDL Analysis and Standarisation Group (VASG) decided to migrate the sources of the IEEE Std 1076-2019 Language Reference Manual (LRM) from a closed source binary file based tool (Adobe FrameMaker) to an open source text based solution (LaTeX); together with using a forge (gitlab.com/IEEE-P1076) for coordinating and keeping track of the modifications.
+
Although many people think that the standards community is driven by vendors, that is a mistake noawadays. The working group consists of volunteers, mostly from the user community. At the same time, many people think they are not skilled enough. That’s another mistake. We need all skills, including users who can say ‘I will use that feature if you make it!’. While we always need experienced VHDL users to participate, currently we also need LaTeX users to help out.
+
The most immediate task is to migrate existing sources to LaTeX, with minimum to none style/typo fixes; before actual language changes are considered. If you know LaTeX, we need your help! No matter how little or very experienced you are, there is a task for you!
During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+
+
How is verification done?
+
What frameworks are used? Are they used together?
+
What are the dominant coding styles? Would people align to those if they knew?
+
+
Knowing these would help the development of VUnit [1]; where do we put our efforts? do we add functionality or reuse functionality from others? where does it make sense to create tighter integrations with other tools? can we avoid spending time on endless indentation and casing discussions? Just let a tool fix it and move on.
+
It’s not hard to find strong opinions in every possible direction, but we are looking for more solid facts. Facts can be found where data is, and one of the biggest pile of easy accessible data is GitHub. For that reason, we have mined GitHub for relevant information about HDL projects and processed that data to find the most interesting facts.
+
In the first chapter of this series, verification practices are discussed.
+
The full story and the code used to derive these facts are also hosted on GitHub and you can read it as it evolves. As with any open-source project we encourage contributions, suggestions, and reviews.
The fifth part was published, titled Wilson Study Comparison:
+
+
Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
The figure below shows the verification landscape when combining the data from GitHub with that of the Wilson study. The confidence intervals (as indicated by the arrows) are narrower for UVM, OSVVM and UVVM because of the larger sample sizes reached when combining data from two studies. The data for VUnit and cocotb builds solely on GitHub which results in wider confidence intervals. This doesn’t change the fact that these two frameworks play a significant role in contemporary verification practices.
+
+
Before reaching this result it is important to also consider any biases involved and other explanations for the data we see. That and more can be found in the Wilson study comparison section of our study.
+
The next post will conclude this series and present our conclusions. In addition, we will also discuss the future of open source verification tools.
+
The code used to derive these facts are part of an open science project. Everything can be reviewed and the results can be repeated. We encourage contributions and suggestions on other interesting facts that we should derive.
Xilinx to continue to drive forward open source FPGA innovation
+
SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
“Xilinx has long been an advocate of open standards and open source,” said Tomas Evensen, CTO Open Source at Xilinx. “As a member of the CHIPS Alliance, we look forward to continuing to spearhead open FPGA initiatives to give everyone the opportunity to innovate faster and do more with their designs.”
+
Xilinx collaborated with longstanding CHIPS Alliance members Antmicro and Google to develop the FPGA Interchange Format, which helps to lower design barriers by enabling interoperability between open and closed source FPGA toolchains. Xilinx designed its RapidWright open source platform to work with the Interchange Format. RapidWright enables users to customize implementations to their unique challenges and provides a design methodology using pre-implemented modules with a gateway to back-end tools in Vivado.
+
“As the inventor of the FPGA, Xilinx is one of the key companies driving forward innovation in this market,” said Rob Mains, General Manager at CHIPS Alliance. “Xilinx has already been working closely with several CHIPS Alliance members around open source efforts, so it’s great to have them under the CHIPS Alliance umbrella as we plan to boost our FPGA efforts this year.”
In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+
+
VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub.
+
Most repositories using more than one framework use VUnit and OSVVM.
+
More than half of the repositories using OSVVM also use VUnit.
The full story and the code used to derive these facts are part of an open science project. Everything can be reviewed and the results can be repeated. We encourage contributions and suggestions on other interesting facts that we should derive.
+
+
+
+
+
diff --git a/past/index.xml b/past/index.xml
new file mode 100644
index 00000000..5089f1bc
--- /dev/null
+++ b/past/index.xml
@@ -0,0 +1,117 @@
+
+
+
+ Past on VHDL News
+ https://vhdl.github.io/news/past/
+ Recent content in Past on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+
+
+
+
+ CHIPS Alliance Announces Xilinx as its Newest Member
+ https://vhdl.github.io/news/past/35/
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+ https://vhdl.github.io/news/past/35/
+ Xilinx to continue to drive forward open source FPGA innovation
+SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ VHDL needs you!
+ https://vhdl.github.io/news/past/22/
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+ https://vhdl.github.io/news/past/22/
+ Are you familiar or experienced with LaTeX? In preparation for the next revision, the VHDL Analysis and Standarisation Group (VASG) decided to migrate the sources of the IEEE Std 1076-2019 Language Reference Manual (LRM) from a closed source binary file based tool (Adobe FrameMaker) to an open source text based solution (LaTeX); together with using a forge (gitlab.com/IEEE-P1076) for coordinating and keeping track of the modifications.
+Although many people think that the standards community is driven by vendors, that is a mistake noawadays.
+
+
+
+ What are the chances of having sb_ice40_components_syn.vhd freely distributed for the benefit of the community?
+ https://vhdl.github.io/news/past/19/
+ Fri, 09 Oct 2020 14:54:20 +0000
+
+ https://vhdl.github.io/news/past/19/
+
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ First VHDL-2019 examples on EDA playground
+ https://vhdl.github.io/news/past/8/
+ Sat, 22 Aug 2020 20:37:41 +0000
+
+ https://vhdl.github.io/news/past/8/
+ First examples of VHDL-2019 on EDA playground supported by Riviera Pro:
+ some of the new features of the std.env package private and alias in protected types
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/show/16/index.html b/show/16/index.html
new file mode 100644
index 00000000..fb58a078
--- /dev/null
+++ b/show/16/index.html
@@ -0,0 +1,198 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ Combining VUnit tests with cocotb components
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care. The purpose of this bundle is twofold:
+
+
+
Allow users of any of the frameworks/methodologies to share some plumbing with others, so that communities can share testbenches written in any framework without having to learn a new workflow from scratch.
+
+
+
Reduce the maintenance burden of the projects by focusing on the features which are unique to a particular framework/methodology, instead of reinventing the wheel.
A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+
This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple. You can comment out failing assertions if you want to have a successful proof or simulation if you want. You can change them to see what happens.
+
+
+
+
+
diff --git a/tags/assertions/index.xml b/tags/assertions/index.xml
new file mode 100644
index 00000000..f404f5cf
--- /dev/null
+++ b/tags/assertions/index.xml
@@ -0,0 +1,35 @@
+
+
+
+ assertions on VHDL News
+ https://vhdl.github.io/news/tags/assertions/
+ Recent content in assertions on VHDL News
+ Hugo -- gohugo.io
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+
+
+
+
+ VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect
+ https://vhdl.github.io/news/cores/24/
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+ https://vhdl.github.io/news/cores/24/
+ Cryptography IP-cores & tests written in VHDL / Verilog.
+The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+
\ No newline at end of file
diff --git a/tags/btor2/index.html b/tags/btor2/index.html
new file mode 100644
index 00000000..a8bbc070
--- /dev/null
+++ b/tags/btor2/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ btor2
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/btor2/index.xml b/tags/btor2/index.xml
new file mode 100644
index 00000000..760dc77d
--- /dev/null
+++ b/tags/btor2/index.xml
@@ -0,0 +1,25 @@
+
+
+
+ btor2 on VHDL News
+ https://vhdl.github.io/news/tags/btor2/
+ Recent content in btor2 on VHDL News
+ Hugo -- gohugo.io
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+
\ No newline at end of file
diff --git a/tags/cfu/index.html b/tags/cfu/index.html
new file mode 100644
index 00000000..3d15eac7
--- /dev/null
+++ b/tags/cfu/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ CFU
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/cfu/index.xml b/tags/cfu/index.xml
new file mode 100644
index 00000000..e12ae779
--- /dev/null
+++ b/tags/cfu/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ CFU on VHDL News
+ https://vhdl.github.io/news/tags/cfu/
+ Recent content in CFU on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/chipalliance/index.html b/tags/chipalliance/index.html
new file mode 100644
index 00000000..edd0ba30
--- /dev/null
+++ b/tags/chipalliance/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ CHIPAlliance
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/chipalliance/index.xml b/tags/chipalliance/index.xml
new file mode 100644
index 00000000..886ea64e
--- /dev/null
+++ b/tags/chipalliance/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ CHIPAlliance on VHDL News
+ https://vhdl.github.io/news/tags/chipalliance/
+ Recent content in CHIPAlliance on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+
+
+
+
+ CHIPS Alliance Announces Xilinx as its Newest Member
+ https://vhdl.github.io/news/past/35/
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+ https://vhdl.github.io/news/past/35/
+ Xilinx to continue to drive forward open source FPGA innovation
+SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
+
+
+
\ No newline at end of file
diff --git a/tags/co-simulation/index.html b/tags/co-simulation/index.html
new file mode 100644
index 00000000..8a44ebd2
--- /dev/null
+++ b/tags/co-simulation/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ co-simulation
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/cocotb/index.xml b/tags/cocotb/index.xml
new file mode 100644
index 00000000..3d87673c
--- /dev/null
+++ b/tags/cocotb/index.xml
@@ -0,0 +1,95 @@
+
+
+
+ cocotb on VHDL News
+ https://vhdl.github.io/news/tags/cocotb/
+ Recent content in cocotb on VHDL News
+ Hugo -- gohugo.io
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ Combining VUnit tests with cocotb components
+ https://vhdl.github.io/news/show/16/
+ Mon, 28 Sep 2020 06:09:01 +0000
+
+ https://vhdl.github.io/news/show/16/
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/tags/components/index.html b/tags/components/index.html
new file mode 100644
index 00000000..1b98907d
--- /dev/null
+++ b/tags/components/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ components
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/cpu/index.xml b/tags/cpu/index.xml
new file mode 100644
index 00000000..9e4b4d4c
--- /dev/null
+++ b/tags/cpu/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ cpu on VHDL News
+ https://vhdl.github.io/news/tags/cpu/
+ Recent content in cpu on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/cryptography/index.html b/tags/cryptography/index.html
new file mode 100644
index 00000000..c5be02ea
--- /dev/null
+++ b/tags/cryptography/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ cryptography
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/cryptography/index.xml b/tags/cryptography/index.xml
new file mode 100644
index 00000000..9d6102d1
--- /dev/null
+++ b/tags/cryptography/index.xml
@@ -0,0 +1,25 @@
+
+
+
+ cryptography on VHDL News
+ https://vhdl.github.io/news/tags/cryptography/
+ Recent content in cryptography on VHDL News
+ Hugo -- gohugo.io
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+
+
+
+
+ VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect
+ https://vhdl.github.io/news/cores/24/
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+ https://vhdl.github.io/news/cores/24/
+ Cryptography IP-cores & tests written in VHDL / Verilog.
+The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
+
+
+
+
\ No newline at end of file
diff --git a/tags/custom-function/index.html b/tags/custom-function/index.html
new file mode 100644
index 00000000..cd825ef3
--- /dev/null
+++ b/tags/custom-function/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ custom-function
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/custom-function/index.xml b/tags/custom-function/index.xml
new file mode 100644
index 00000000..3ef12355
--- /dev/null
+++ b/tags/custom-function/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ custom-function on VHDL News
+ https://vhdl.github.io/news/tags/custom-function/
+ Recent content in custom-function on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/debian/index.html b/tags/debian/index.html
new file mode 100644
index 00000000..e634b48c
--- /dev/null
+++ b/tags/debian/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ debian
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/debian/index.xml b/tags/debian/index.xml
new file mode 100644
index 00000000..56372fc3
--- /dev/null
+++ b/tags/debian/index.xml
@@ -0,0 +1,26 @@
+
+
+
+ debian on VHDL News
+ https://vhdl.github.io/news/tags/debian/
+ Recent content in debian on VHDL News
+ Hugo -- gohugo.io
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+
\ No newline at end of file
diff --git a/tags/dfu-util/index.html b/tags/dfu-util/index.html
new file mode 100644
index 00000000..7213a4bd
--- /dev/null
+++ b/tags/dfu-util/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ dfu-util
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/docker/index.xml b/tags/docker/index.xml
new file mode 100644
index 00000000..849252a2
--- /dev/null
+++ b/tags/docker/index.xml
@@ -0,0 +1,35 @@
+
+
+
+ docker on VHDL News
+ https://vhdl.github.io/news/tags/docker/
+ Recent content in docker on VHDL News
+ Hugo -- gohugo.io
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+ Docker dashboard (on Windows and Mac OS)
+ https://vhdl.github.io/news/tools/18/
+ Fri, 09 Oct 2020 08:48:50 +0000
+
+ https://vhdl.github.io/news/tools/18/
+
+
+
+
+
\ No newline at end of file
diff --git a/tags/eccprog/index.html b/tags/eccprog/index.html
new file mode 100644
index 00000000..bbc22a72
--- /dev/null
+++ b/tags/eccprog/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ eccprog
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/edif/index.xml b/tags/edif/index.xml
new file mode 100644
index 00000000..efb03149
--- /dev/null
+++ b/tags/edif/index.xml
@@ -0,0 +1,25 @@
+
+
+
+ edif on VHDL News
+ https://vhdl.github.io/news/tags/edif/
+ Recent content in edif on VHDL News
+ Hugo -- gohugo.io
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+
\ No newline at end of file
diff --git a/tags/examples/index.html b/tags/examples/index.html
new file mode 100644
index 00000000..4b0ba556
--- /dev/null
+++ b/tags/examples/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ examples
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/examples/index.xml b/tags/examples/index.xml
new file mode 100644
index 00000000..5f371916
--- /dev/null
+++ b/tags/examples/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ examples on VHDL News
+ https://vhdl.github.io/news/tags/examples/
+ Recent content in examples on VHDL News
+ Hugo -- gohugo.io
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+
\ No newline at end of file
diff --git a/tags/exercises/index.html b/tags/exercises/index.html
new file mode 100644
index 00000000..6e452031
--- /dev/null
+++ b/tags/exercises/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ exercises
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/firrtl/index.xml b/tags/firrtl/index.xml
new file mode 100644
index 00000000..66275181
--- /dev/null
+++ b/tags/firrtl/index.xml
@@ -0,0 +1,25 @@
+
+
+
+ firrtl on VHDL News
+ https://vhdl.github.io/news/tags/firrtl/
+ Recent content in firrtl on VHDL News
+ Hugo -- gohugo.io
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+
\ No newline at end of file
diff --git a/tags/fomu/index.html b/tags/fomu/index.html
new file mode 100644
index 00000000..5cceb88c
--- /dev/null
+++ b/tags/fomu/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ fomu
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/fomu/index.xml b/tags/fomu/index.xml
new file mode 100644
index 00000000..b4e1329a
--- /dev/null
+++ b/tags/fomu/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ fomu on VHDL News
+ https://vhdl.github.io/news/tags/fomu/
+ Recent content in fomu on VHDL News
+ Hugo -- gohugo.io
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+
\ No newline at end of file
diff --git a/tags/formal-verification/index.html b/tags/formal-verification/index.html
new file mode 100644
index 00000000..f5c04cff
--- /dev/null
+++ b/tags/formal-verification/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ formal-verification
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/formal-verification/index.xml b/tags/formal-verification/index.xml
new file mode 100644
index 00000000..6a0977fc
--- /dev/null
+++ b/tags/formal-verification/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ formal-verification on VHDL News
+ https://vhdl.github.io/news/tags/formal-verification/
+ Recent content in formal-verification on VHDL News
+ Hugo -- gohugo.io
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+
\ No newline at end of file
diff --git a/tags/foss/index.html b/tags/foss/index.html
new file mode 100644
index 00000000..4b77af60
--- /dev/null
+++ b/tags/foss/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ foss
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/fpga/index.xml b/tags/fpga/index.xml
new file mode 100644
index 00000000..83517797
--- /dev/null
+++ b/tags/fpga/index.xml
@@ -0,0 +1,54 @@
+
+
+
+ fpga on VHDL News
+ https://vhdl.github.io/news/tags/fpga/
+ Recent content in fpga on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+
+
+
+
+ CHIPS Alliance Announces Xilinx as its Newest Member
+ https://vhdl.github.io/news/past/35/
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+ https://vhdl.github.io/news/past/35/
+ Xilinx to continue to drive forward open source FPGA innovation
+SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
+
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+ https://vhdl.github.io/news/articles/31/
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+ https://vhdl.github.io/news/articles/31/
+ @rodrigomelo9:
+ Happy to help again in an Abdus Salam International Centre for Theoretical Physics (ICTP) workshop talking about #VHDL and #FOSS for #FPGA
+ Links to slides (and coming soon the recording) of the mini crash course about VHDL:
+ http://indico.ictp.it/event/9644/session/2/contribution/11/material/slides/ http://indico.ictp.it/event/9644/session/3/contribution/14/material/slides/
+
+
+
+ Structured constraint files for HDL designs targeting FPGA boards
+ https://vhdl.github.io/news/tools/20/
+ Thu, 22 Oct 2020 21:52:32 +0000
+
+ https://vhdl.github.io/news/tools/20/
+ Any HDL design targeting FPGA boards needs constraint files in a vendor/tool specific format. Constraints are typically tied to the board and the interfaces, but not to the actual design. Therefore, copying them is inefficient and increases the maintenance burden of projects including multiple designs to be tested on several boards. This repository provides constraint definitions in a standardised and distributed format, fot decoupling board details from design sources.
+
+
+
+ Learning FPGA programming, key points for a software developer
+ https://vhdl.github.io/news/articles/10/
+ Tue, 01 Sep 2020 16:45:34 +0000
+
+ https://vhdl.github.io/news/articles/10/
+ dev.to/targeted Learning FPGA programming, key points for a software developer (part 1, the time) Learning FPGA programming, key points for a software developer (part 2, registered logic) Learning FPGA programming, key points for a software developer (part 3, code patterns and inferred behavior)
+
+
+
+
\ No newline at end of file
diff --git a/tags/fritzing/index.html b/tags/fritzing/index.html
new file mode 100644
index 00000000..c114b97d
--- /dev/null
+++ b/tags/fritzing/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ fritzing
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/functional-coverage/index.xml b/tags/functional-coverage/index.xml
new file mode 100644
index 00000000..4ccc905d
--- /dev/null
+++ b/tags/functional-coverage/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ functional-coverage on VHDL News
+ https://vhdl.github.io/news/tags/functional-coverage/
+ Recent content in functional-coverage on VHDL News
+ Hugo -- gohugo.io
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+
\ No newline at end of file
diff --git a/tags/gdb/index.html b/tags/gdb/index.html
new file mode 100644
index 00000000..f3220320
--- /dev/null
+++ b/tags/gdb/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ gdb
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/gdb/index.xml b/tags/gdb/index.xml
new file mode 100644
index 00000000..3bc2ceec
--- /dev/null
+++ b/tags/gdb/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ gdb on VHDL News
+ https://vhdl.github.io/news/tags/gdb/
+ Recent content in gdb on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/ghdl-yosys-plugin/index.html b/tags/ghdl-yosys-plugin/index.html
new file mode 100644
index 00000000..722fd476
--- /dev/null
+++ b/tags/ghdl-yosys-plugin/index.html
@@ -0,0 +1,259 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ ghdl-yosys-plugin
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/ghdl-yosys-plugin/index.xml b/tags/ghdl-yosys-plugin/index.xml
new file mode 100644
index 00000000..cf8d73de
--- /dev/null
+++ b/tags/ghdl-yosys-plugin/index.xml
@@ -0,0 +1,43 @@
+
+
+
+ ghdl-yosys-plugin on VHDL News
+ https://vhdl.github.io/news/tags/ghdl-yosys-plugin/
+ Recent content in ghdl-yosys-plugin on VHDL News
+ Hugo -- gohugo.io
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ What are the chances of having sb_ice40_components_syn.vhd freely distributed for the benefit of the community?
+ https://vhdl.github.io/news/past/19/
+ Fri, 09 Oct 2020 14:54:20 +0000
+
+ https://vhdl.github.io/news/past/19/
+
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+
\ No newline at end of file
diff --git a/tags/ghdl/index.html b/tags/ghdl/index.html
new file mode 100644
index 00000000..da9f3714
--- /dev/null
+++ b/tags/ghdl/index.html
@@ -0,0 +1,637 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ ghdl
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/ghdl/index.xml b/tags/ghdl/index.xml
new file mode 100644
index 00000000..7b364ce5
--- /dev/null
+++ b/tags/ghdl/index.xml
@@ -0,0 +1,140 @@
+
+
+
+ ghdl on VHDL News
+ https://vhdl.github.io/news/tags/ghdl/
+ Recent content in ghdl on VHDL News
+ Hugo -- gohugo.io
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+
+
+
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+ https://vhdl.github.io/news/articles/31/
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+ https://vhdl.github.io/news/articles/31/
+ @rodrigomelo9:
+ Happy to help again in an Abdus Salam International Centre for Theoretical Physics (ICTP) workshop talking about #VHDL and #FOSS for #FPGA
+ Links to slides (and coming soon the recording) of the mini crash course about VHDL:
+ http://indico.ictp.it/event/9644/session/2/contribution/11/material/slides/ http://indico.ictp.it/event/9644/session/3/contribution/14/material/slides/
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+ VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect
+ https://vhdl.github.io/news/cores/24/
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+ https://vhdl.github.io/news/cores/24/
+ Cryptography IP-cores & tests written in VHDL / Verilog.
+The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/cores/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/cores/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/tools/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/tools/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+ Combining VUnit tests with cocotb components
+ https://vhdl.github.io/news/show/16/
+ Mon, 28 Sep 2020 06:09:01 +0000
+
+ https://vhdl.github.io/news/show/16/
+
+
+
+
+ SusanaCanel - Proyectos VHDL
+ https://vhdl.github.io/news/articles/15/
+ Fri, 18 Sep 2020 03:59:05 +0000
+
+ https://vhdl.github.io/news/articles/15/
+ Youtube channel SusanaCanel contains 100+ videos (in spanish) about learning VHDL. The GitHub repository contains the sources used in the videos.
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+
\ No newline at end of file
diff --git a/tags/gitlab/index.html b/tags/gitlab/index.html
new file mode 100644
index 00000000..0cf5445e
--- /dev/null
+++ b/tags/gitlab/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ GitLab
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/gitlab/index.xml b/tags/gitlab/index.xml
new file mode 100644
index 00000000..76a96008
--- /dev/null
+++ b/tags/gitlab/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ GitLab on VHDL News
+ https://vhdl.github.io/news/tags/gitlab/
+ Recent content in GitLab on VHDL News
+ Hugo -- gohugo.io
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+
+
+
+
+ VHDL needs you!
+ https://vhdl.github.io/news/past/22/
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+ https://vhdl.github.io/news/past/22/
+ Are you familiar or experienced with LaTeX? In preparation for the next revision, the VHDL Analysis and Standarisation Group (VASG) decided to migrate the sources of the IEEE Std 1076-2019 Language Reference Manual (LRM) from a closed source binary file based tool (Adobe FrameMaker) to an open source text based solution (LaTeX); together with using a forge (gitlab.com/IEEE-P1076) for coordinating and keeping track of the modifications.
+Although many people think that the standards community is driven by vendors, that is a mistake noawadays.
+
+
+
+
\ No newline at end of file
diff --git a/tags/graphviz/index.html b/tags/graphviz/index.html
new file mode 100644
index 00000000..8bfc285f
--- /dev/null
+++ b/tags/graphviz/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ Graphviz
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/gtkwave/index.xml b/tags/gtkwave/index.xml
new file mode 100644
index 00000000..1866c951
--- /dev/null
+++ b/tags/gtkwave/index.xml
@@ -0,0 +1,35 @@
+
+
+
+ gtkwave on VHDL News
+ https://vhdl.github.io/news/tags/gtkwave/
+ Recent content in gtkwave on VHDL News
+ Hugo -- gohugo.io
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+
\ No newline at end of file
diff --git a/tags/ice40/index.html b/tags/ice40/index.html
new file mode 100644
index 00000000..f9d2d834
--- /dev/null
+++ b/tags/ice40/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ ice40
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/icestorm/index.xml b/tags/icestorm/index.xml
new file mode 100644
index 00000000..3382bb96
--- /dev/null
+++ b/tags/icestorm/index.xml
@@ -0,0 +1,35 @@
+
+
+
+ icestorm on VHDL News
+ https://vhdl.github.io/news/tags/icestorm/
+ Recent content in icestorm on VHDL News
+ Hugo -- gohugo.io
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+
\ No newline at end of file
diff --git a/tags/ieee/index.html b/tags/ieee/index.html
new file mode 100644
index 00000000..787f5166
--- /dev/null
+++ b/tags/ieee/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ ieee
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/interchange/index.xml b/tags/interchange/index.xml
new file mode 100644
index 00000000..4bbf8424
--- /dev/null
+++ b/tags/interchange/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ interchange on VHDL News
+ https://vhdl.github.io/news/tags/interchange/
+ Recent content in interchange on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+
+
+
+
+ CHIPS Alliance Announces Xilinx as its Newest Member
+ https://vhdl.github.io/news/past/35/
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+ https://vhdl.github.io/news/past/35/
+ Xilinx to continue to drive forward open source FPGA innovation
+SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
+
+
+
\ No newline at end of file
diff --git a/tags/iverilog/index.html b/tags/iverilog/index.html
new file mode 100644
index 00000000..77f9d163
--- /dev/null
+++ b/tags/iverilog/index.html
@@ -0,0 +1,235 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ iverilog
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/iverilog/index.xml b/tags/iverilog/index.xml
new file mode 100644
index 00000000..1f66d1a0
--- /dev/null
+++ b/tags/iverilog/index.xml
@@ -0,0 +1,32 @@
+
+
+
+ iverilog on VHDL News
+ https://vhdl.github.io/news/tags/iverilog/
+ Recent content in iverilog on VHDL News
+ Hugo -- gohugo.io
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+
\ No newline at end of file
diff --git a/tags/kicad/index.html b/tags/kicad/index.html
new file mode 100644
index 00000000..0080da7f
--- /dev/null
+++ b/tags/kicad/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ KiCad
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/latex/index.xml b/tags/latex/index.xml
new file mode 100644
index 00000000..609cdc9f
--- /dev/null
+++ b/tags/latex/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ LaTeX on VHDL News
+ https://vhdl.github.io/news/tags/latex/
+ Recent content in LaTeX on VHDL News
+ Hugo -- gohugo.io
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+
+
+
+
+ VHDL needs you!
+ https://vhdl.github.io/news/past/22/
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+ https://vhdl.github.io/news/past/22/
+ Are you familiar or experienced with LaTeX? In preparation for the next revision, the VHDL Analysis and Standarisation Group (VASG) decided to migrate the sources of the IEEE Std 1076-2019 Language Reference Manual (LRM) from a closed source binary file based tool (Adobe FrameMaker) to an open source text based solution (LaTeX); together with using a forge (gitlab.com/IEEE-P1076) for coordinating and keeping track of the modifications.
+Although many people think that the standards community is driven by vendors, that is a mistake noawadays.
+
+
+
+
\ No newline at end of file
diff --git a/tags/lattice/index.html b/tags/lattice/index.html
new file mode 100644
index 00000000..b2ebeaef
--- /dev/null
+++ b/tags/lattice/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ lattice
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/lrm/index.xml b/tags/lrm/index.xml
new file mode 100644
index 00000000..f6829764
--- /dev/null
+++ b/tags/lrm/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ LRM on VHDL News
+ https://vhdl.github.io/news/tags/lrm/
+ Recent content in LRM on VHDL News
+ Hugo -- gohugo.io
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+
+
+
+
+ VHDL needs you!
+ https://vhdl.github.io/news/past/22/
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+ https://vhdl.github.io/news/past/22/
+ Are you familiar or experienced with LaTeX? In preparation for the next revision, the VHDL Analysis and Standarisation Group (VASG) decided to migrate the sources of the IEEE Std 1076-2019 Language Reference Manual (LRM) from a closed source binary file based tool (Adobe FrameMaker) to an open source text based solution (LaTeX); together with using a forge (gitlab.com/IEEE-P1076) for coordinating and keeping track of the modifications.
+Although many people think that the standards community is driven by vendors, that is a mistake noawadays.
+
+
+
+
\ No newline at end of file
diff --git a/tags/mentor/index.html b/tags/mentor/index.html
new file mode 100644
index 00000000..d5032791
--- /dev/null
+++ b/tags/mentor/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ mentor
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/methodology/index.xml b/tags/methodology/index.xml
new file mode 100644
index 00000000..eead6e6f
--- /dev/null
+++ b/tags/methodology/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ methodology on VHDL News
+ https://vhdl.github.io/news/tags/methodology/
+ Recent content in methodology on VHDL News
+ Hugo -- gohugo.io
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+
+
+
+
+ OSVVM & UVVM: Differences and Unification
+ https://vhdl.github.io/news/articles/33/
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+ https://vhdl.github.io/news/articles/33/
+ As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
+
+
+
\ No newline at end of file
diff --git a/tags/microwatt/index.html b/tags/microwatt/index.html
new file mode 100644
index 00000000..001aebc2
--- /dev/null
+++ b/tags/microwatt/index.html
@@ -0,0 +1,235 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ microwatt
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/microwatt/index.xml b/tags/microwatt/index.xml
new file mode 100644
index 00000000..c123a35e
--- /dev/null
+++ b/tags/microwatt/index.xml
@@ -0,0 +1,38 @@
+
+
+
+ microwatt on VHDL News
+ https://vhdl.github.io/news/tags/microwatt/
+ Recent content in microwatt on VHDL News
+ Hugo -- gohugo.io
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/cores/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/cores/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/tools/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/tools/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+
\ No newline at end of file
diff --git a/tags/modelsim/index.html b/tags/modelsim/index.html
new file mode 100644
index 00000000..6bc858d1
--- /dev/null
+++ b/tags/modelsim/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ modelsim
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/neoled/index.xml b/tags/neoled/index.xml
new file mode 100644
index 00000000..bd6d0830
--- /dev/null
+++ b/tags/neoled/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ NEOLED on VHDL News
+ https://vhdl.github.io/news/tags/neoled/
+ Recent content in NEOLED on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/neorv32/index.html b/tags/neorv32/index.html
new file mode 100644
index 00000000..4468e5d8
--- /dev/null
+++ b/tags/neorv32/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ neorv32
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/neorv32/index.xml b/tags/neorv32/index.xml
new file mode 100644
index 00000000..d999ea75
--- /dev/null
+++ b/tags/neorv32/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ neorv32 on VHDL News
+ https://vhdl.github.io/news/tags/neorv32/
+ Recent content in neorv32 on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/nextpnr/index.html b/tags/nextpnr/index.html
new file mode 100644
index 00000000..bdb85214
--- /dev/null
+++ b/tags/nextpnr/index.html
@@ -0,0 +1,235 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ nextpnr
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/nextpnr/index.xml b/tags/nextpnr/index.xml
new file mode 100644
index 00000000..ce955814
--- /dev/null
+++ b/tags/nextpnr/index.xml
@@ -0,0 +1,35 @@
+
+
+
+ nextpnr on VHDL News
+ https://vhdl.github.io/news/tags/nextpnr/
+ Recent content in nextpnr on VHDL News
+ Hugo -- gohugo.io
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+
\ No newline at end of file
diff --git a/tags/ngspice/index.html b/tags/ngspice/index.html
new file mode 100644
index 00000000..35a5ba57
--- /dev/null
+++ b/tags/ngspice/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ ngspice
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/ocd/index.xml b/tags/ocd/index.xml
new file mode 100644
index 00000000..d3643770
--- /dev/null
+++ b/tags/ocd/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ OCD on VHDL News
+ https://vhdl.github.io/news/tags/ocd/
+ Recent content in OCD on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/openfpgaloader/index.html b/tags/openfpgaloader/index.html
new file mode 100644
index 00000000..6eb42490
--- /dev/null
+++ b/tags/openfpgaloader/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ openFPGALoader
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/openisa/index.xml b/tags/openisa/index.xml
new file mode 100644
index 00000000..004f626c
--- /dev/null
+++ b/tags/openisa/index.xml
@@ -0,0 +1,38 @@
+
+
+
+ openisa on VHDL News
+ https://vhdl.github.io/news/tags/openisa/
+ Recent content in openisa on VHDL News
+ Hugo -- gohugo.io
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/cores/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/cores/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/tools/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/tools/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+
\ No newline at end of file
diff --git a/tags/openocd/index.html b/tags/openocd/index.html
new file mode 100644
index 00000000..c82feb0d
--- /dev/null
+++ b/tags/openocd/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ OpenOCD
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/osvb/index.xml b/tags/osvb/index.xml
new file mode 100644
index 00000000..4f28ba69
--- /dev/null
+++ b/tags/osvb/index.xml
@@ -0,0 +1,23 @@
+
+
+
+ osvb on VHDL News
+ https://vhdl.github.io/news/tags/osvb/
+ Recent content in osvb on VHDL News
+ Hugo -- gohugo.io
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+
\ No newline at end of file
diff --git a/tags/osvvm/index.html b/tags/osvvm/index.html
new file mode 100644
index 00000000..353b5193
--- /dev/null
+++ b/tags/osvvm/index.html
@@ -0,0 +1,511 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ osvvm
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/osvvm/index.xml b/tags/osvvm/index.xml
new file mode 100644
index 00000000..b67b2f35
--- /dev/null
+++ b/tags/osvvm/index.xml
@@ -0,0 +1,105 @@
+
+
+
+ osvvm on VHDL News
+ https://vhdl.github.io/news/tags/osvvm/
+ Recent content in osvvm on VHDL News
+ Hugo -- gohugo.io
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+
+
+
+
+ OSVVM & UVVM: Differences and Unification
+ https://vhdl.github.io/news/articles/33/
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+ https://vhdl.github.io/news/articles/33/
+ As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ Addressing VHDL Verification Challenges with OSVVM
+ https://vhdl.github.io/news/articles/4/
+ Tue, 18 Aug 2020 15:03:07 +0000
+
+ https://vhdl.github.io/news/articles/4/
+ An introduction to the capabilities of OSVVM utility and verification component libraries.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/tags/package/index.html b/tags/package/index.html
new file mode 100644
index 00000000..45398e15
--- /dev/null
+++ b/tags/package/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ package
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/podman/index.xml b/tags/podman/index.xml
new file mode 100644
index 00000000..d82f993f
--- /dev/null
+++ b/tags/podman/index.xml
@@ -0,0 +1,26 @@
+
+
+
+ podman on VHDL News
+ https://vhdl.github.io/news/tags/podman/
+ Recent content in podman on VHDL News
+ Hugo -- gohugo.io
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+
\ No newline at end of file
diff --git a/tags/power/index.html b/tags/power/index.html
new file mode 100644
index 00000000..84035f0c
--- /dev/null
+++ b/tags/power/index.html
@@ -0,0 +1,235 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ power
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/power/index.xml b/tags/power/index.xml
new file mode 100644
index 00000000..bfa8e442
--- /dev/null
+++ b/tags/power/index.xml
@@ -0,0 +1,38 @@
+
+
+
+ power on VHDL News
+ https://vhdl.github.io/news/tags/power/
+ Recent content in power on VHDL News
+ Hugo -- gohugo.io
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/cores/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/cores/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/tools/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/tools/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+
\ No newline at end of file
diff --git a/tags/prjtrellis/index.html b/tags/prjtrellis/index.html
new file mode 100644
index 00000000..75b356a8
--- /dev/null
+++ b/tags/prjtrellis/index.html
@@ -0,0 +1,235 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ prjtrellis
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/prjtrellis/index.xml b/tags/prjtrellis/index.xml
new file mode 100644
index 00000000..6aa27f5d
--- /dev/null
+++ b/tags/prjtrellis/index.xml
@@ -0,0 +1,35 @@
+
+
+
+ prjtrellis on VHDL News
+ https://vhdl.github.io/news/tags/prjtrellis/
+ Recent content in prjtrellis on VHDL News
+ Hugo -- gohugo.io
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+
\ No newline at end of file
diff --git a/tags/programming/index.html b/tags/programming/index.html
new file mode 100644
index 00000000..3082fd53
--- /dev/null
+++ b/tags/programming/index.html
@@ -0,0 +1,226 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ programming
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/psl/index.xml b/tags/psl/index.xml
new file mode 100644
index 00000000..f7807fe2
--- /dev/null
+++ b/tags/psl/index.xml
@@ -0,0 +1,35 @@
+
+
+
+ psl on VHDL News
+ https://vhdl.github.io/news/tags/psl/
+ Recent content in psl on VHDL News
+ Hugo -- gohugo.io
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+
+
+
+
+ VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect
+ https://vhdl.github.io/news/cores/24/
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+ https://vhdl.github.io/news/cores/24/
+ Cryptography IP-cores & tests written in VHDL / Verilog.
+The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+
\ No newline at end of file
diff --git a/tags/pwm/index.html b/tags/pwm/index.html
new file mode 100644
index 00000000..5e578d72
--- /dev/null
+++ b/tags/pwm/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ PWM
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/pwm/index.xml b/tags/pwm/index.xml
new file mode 100644
index 00000000..493fc067
--- /dev/null
+++ b/tags/pwm/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ PWM on VHDL News
+ https://vhdl.github.io/news/tags/pwm/
+ Recent content in PWM on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/python/index.html b/tags/python/index.html
new file mode 100644
index 00000000..21785c91
--- /dev/null
+++ b/tags/python/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ python
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/rapidwright/index.xml b/tags/rapidwright/index.xml
new file mode 100644
index 00000000..06b2a246
--- /dev/null
+++ b/tags/rapidwright/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ rapidwright on VHDL News
+ https://vhdl.github.io/news/tags/rapidwright/
+ Recent content in rapidwright on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+
+
+
+
+ CHIPS Alliance Announces Xilinx as its Newest Member
+ https://vhdl.github.io/news/past/35/
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+ https://vhdl.github.io/news/past/35/
+ Xilinx to continue to drive forward open source FPGA innovation
+SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
+
+
+
\ No newline at end of file
diff --git a/tags/renode/index.html b/tags/renode/index.html
new file mode 100644
index 00000000..55fba0e1
--- /dev/null
+++ b/tags/renode/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ renode
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/renode/index.xml b/tags/renode/index.xml
new file mode 100644
index 00000000..afae61ec
--- /dev/null
+++ b/tags/renode/index.xml
@@ -0,0 +1,23 @@
+
+
+
+ renode on VHDL News
+ https://vhdl.github.io/news/tags/renode/
+ Recent content in renode on VHDL News
+ Hugo -- gohugo.io
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+
\ No newline at end of file
diff --git a/tags/riscv/index.html b/tags/riscv/index.html
new file mode 100644
index 00000000..3750de32
--- /dev/null
+++ b/tags/riscv/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ riscv
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/riscv/index.xml b/tags/riscv/index.xml
new file mode 100644
index 00000000..cc83d56c
--- /dev/null
+++ b/tags/riscv/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ riscv on VHDL News
+ https://vhdl.github.io/news/tags/riscv/
+ Recent content in riscv on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/riviera/index.html b/tags/riviera/index.html
new file mode 100644
index 00000000..f39daf3d
--- /dev/null
+++ b/tags/riviera/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ riviera
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/schema/index.xml b/tags/schema/index.xml
new file mode 100644
index 00000000..eed15b89
--- /dev/null
+++ b/tags/schema/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ schema on VHDL News
+ https://vhdl.github.io/news/tags/schema/
+ Recent content in schema on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+
+
+
+
+ CHIPS Alliance Announces Xilinx as its Newest Member
+ https://vhdl.github.io/news/past/35/
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+ https://vhdl.github.io/news/past/35/
+ Xilinx to continue to drive forward open source FPGA innovation
+SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
+
+
+
\ No newline at end of file
diff --git a/tags/sdc/index.html b/tags/sdc/index.html
new file mode 100644
index 00000000..5e0b113a
--- /dev/null
+++ b/tags/sdc/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ sdc
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/simulation/index.xml b/tags/simulation/index.xml
new file mode 100644
index 00000000..539ac361
--- /dev/null
+++ b/tags/simulation/index.xml
@@ -0,0 +1,86 @@
+
+
+
+ simulation on VHDL News
+ https://vhdl.github.io/news/tags/simulation/
+ Recent content in simulation on VHDL News
+ Hugo -- gohugo.io
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+
+
+
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+ https://vhdl.github.io/news/articles/31/
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+ https://vhdl.github.io/news/articles/31/
+ @rodrigomelo9:
+ Happy to help again in an Abdus Salam International Centre for Theoretical Physics (ICTP) workshop talking about #VHDL and #FOSS for #FPGA
+ Links to slides (and coming soon the recording) of the mini crash course about VHDL:
+ http://indico.ictp.it/event/9644/session/2/contribution/11/material/slides/ http://indico.ictp.it/event/9644/session/3/contribution/14/material/slides/
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/cores/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/cores/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/tools/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/tools/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Docker dashboard (on Windows and Mac OS)
+ https://vhdl.github.io/news/tools/18/
+ Fri, 09 Oct 2020 08:48:50 +0000
+
+ https://vhdl.github.io/news/tools/18/
+
+
+
+
+ Combining VUnit tests with cocotb components
+ https://vhdl.github.io/news/show/16/
+ Mon, 28 Sep 2020 06:09:01 +0000
+
+ https://vhdl.github.io/news/show/16/
+
+
+
+
+ Create your own VVC for UVVM
+ https://vhdl.github.io/news/articles/7/
+ Wed, 19 Aug 2020 12:13:59 +0000
+
+ https://vhdl.github.io/news/articles/7/
+
+
+
+
+ Addressing VHDL Verification Challenges with OSVVM
+ https://vhdl.github.io/news/articles/4/
+ Tue, 18 Aug 2020 15:03:07 +0000
+
+ https://vhdl.github.io/news/articles/4/
+ An introduction to the capabilities of OSVVM utility and verification component libraries.
+
+
+
+
\ No newline at end of file
diff --git a/tags/smt2/index.html b/tags/smt2/index.html
new file mode 100644
index 00000000..bd72b509
--- /dev/null
+++ b/tags/smt2/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ smt2
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/smt2/index.xml b/tags/smt2/index.xml
new file mode 100644
index 00000000..94c0902a
--- /dev/null
+++ b/tags/smt2/index.xml
@@ -0,0 +1,25 @@
+
+
+
+ smt2 on VHDL News
+ https://vhdl.github.io/news/tags/smt2/
+ Recent content in smt2 on VHDL News
+ Hugo -- gohugo.io
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+
\ No newline at end of file
diff --git a/tags/soc/index.html b/tags/soc/index.html
new file mode 100644
index 00000000..1698db6a
--- /dev/null
+++ b/tags/soc/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ soc
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/soc/index.xml b/tags/soc/index.xml
new file mode 100644
index 00000000..80955a27
--- /dev/null
+++ b/tags/soc/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ soc on VHDL News
+ https://vhdl.github.io/news/tags/soc/
+ Recent content in soc on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/spi/index.html b/tags/spi/index.html
new file mode 100644
index 00000000..384ba848
--- /dev/null
+++ b/tags/spi/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ SPI
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/spi/index.xml b/tags/spi/index.xml
new file mode 100644
index 00000000..6806a175
--- /dev/null
+++ b/tags/spi/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ SPI on VHDL News
+ https://vhdl.github.io/news/tags/spi/
+ Recent content in SPI on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/stream/index.html b/tags/stream/index.html
new file mode 100644
index 00000000..b5c2b532
--- /dev/null
+++ b/tags/stream/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ stream
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/stream/index.xml b/tags/stream/index.xml
new file mode 100644
index 00000000..bc3e1c6c
--- /dev/null
+++ b/tags/stream/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ stream on VHDL News
+ https://vhdl.github.io/news/tags/stream/
+ Recent content in stream on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/study/index.html b/tags/study/index.html
new file mode 100644
index 00000000..f4d00823
--- /dev/null
+++ b/tags/study/index.html
@@ -0,0 +1,403 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ study
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/study/index.xml b/tags/study/index.xml
new file mode 100644
index 00000000..853d84ac
--- /dev/null
+++ b/tags/study/index.xml
@@ -0,0 +1,77 @@
+
+
+
+ study on VHDL News
+ https://vhdl.github.io/news/tags/study/
+ Recent content in study on VHDL News
+ Hugo -- gohugo.io
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/tags/svunit/index.html b/tags/svunit/index.html
new file mode 100644
index 00000000..cb3741b4
--- /dev/null
+++ b/tags/svunit/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ svunit
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/svunit/index.xml b/tags/svunit/index.xml
new file mode 100644
index 00000000..75403723
--- /dev/null
+++ b/tags/svunit/index.xml
@@ -0,0 +1,23 @@
+
+
+
+ svunit on VHDL News
+ https://vhdl.github.io/news/tags/svunit/
+ Recent content in svunit on VHDL News
+ Hugo -- gohugo.io
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+
\ No newline at end of file
diff --git a/tags/symbiyosys/index.html b/tags/symbiyosys/index.html
new file mode 100644
index 00000000..0bf67f3b
--- /dev/null
+++ b/tags/symbiyosys/index.html
@@ -0,0 +1,235 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ symbiyosys
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/symbiyosys/index.xml b/tags/symbiyosys/index.xml
new file mode 100644
index 00000000..72c40d37
--- /dev/null
+++ b/tags/symbiyosys/index.xml
@@ -0,0 +1,36 @@
+
+
+
+ symbiyosys on VHDL News
+ https://vhdl.github.io/news/tags/symbiyosys/
+ Recent content in symbiyosys on VHDL News
+ Hugo -- gohugo.io
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+
\ No newline at end of file
diff --git a/tags/synthesis/index.html b/tags/synthesis/index.html
new file mode 100644
index 00000000..da5a4db4
--- /dev/null
+++ b/tags/synthesis/index.html
@@ -0,0 +1,460 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ synthesis
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/synthesis/index.xml b/tags/synthesis/index.xml
new file mode 100644
index 00000000..1751c233
--- /dev/null
+++ b/tags/synthesis/index.xml
@@ -0,0 +1,98 @@
+
+
+
+ synthesis on VHDL News
+ https://vhdl.github.io/news/tags/synthesis/
+ Recent content in synthesis on VHDL News
+ Hugo -- gohugo.io
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+
+
+
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+ https://vhdl.github.io/news/articles/31/
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+ https://vhdl.github.io/news/articles/31/
+ @rodrigomelo9:
+ Happy to help again in an Abdus Salam International Centre for Theoretical Physics (ICTP) workshop talking about #VHDL and #FOSS for #FPGA
+ Links to slides (and coming soon the recording) of the mini crash course about VHDL:
+ http://indico.ictp.it/event/9644/session/2/contribution/11/material/slides/ http://indico.ictp.it/event/9644/session/3/contribution/14/material/slides/
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/cores/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/cores/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/tools/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/tools/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Structured constraint files for HDL designs targeting FPGA boards
+ https://vhdl.github.io/news/tools/20/
+ Thu, 22 Oct 2020 21:52:32 +0000
+
+ https://vhdl.github.io/news/tools/20/
+ Any HDL design targeting FPGA boards needs constraint files in a vendor/tool specific format. Constraints are typically tied to the board and the interfaces, but not to the actual design. Therefore, copying them is inefficient and increases the maintenance burden of projects including multiple designs to be tested on several boards. This repository provides constraint definitions in a standardised and distributed format, fot decoupling board details from design sources.
+
+
+
+ What are the chances of having sb_ice40_components_syn.vhd freely distributed for the benefit of the community?
+ https://vhdl.github.io/news/past/19/
+ Fri, 09 Oct 2020 14:54:20 +0000
+
+ https://vhdl.github.io/news/past/19/
+
+
+
+
+ Docker dashboard (on Windows and Mac OS)
+ https://vhdl.github.io/news/tools/18/
+ Fri, 09 Oct 2020 08:48:50 +0000
+
+ https://vhdl.github.io/news/tools/18/
+
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+
\ No newline at end of file
diff --git a/tags/teaching/index.html b/tags/teaching/index.html
new file mode 100644
index 00000000..ac024c4f
--- /dev/null
+++ b/tags/teaching/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ teaching
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/trng/index.xml b/tags/trng/index.xml
new file mode 100644
index 00000000..1586bc8d
--- /dev/null
+++ b/tags/trng/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ TRNG on VHDL News
+ https://vhdl.github.io/news/tags/trng/
+ Recent content in TRNG on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/twi/index.html b/tags/twi/index.html
new file mode 100644
index 00000000..bff0f39b
--- /dev/null
+++ b/tags/twi/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ TWI
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/twi/index.xml b/tags/twi/index.xml
new file mode 100644
index 00000000..6c8e331b
--- /dev/null
+++ b/tags/twi/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ TWI on VHDL News
+ https://vhdl.github.io/news/tags/twi/
+ Recent content in TWI on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/ucf/index.html b/tags/ucf/index.html
new file mode 100644
index 00000000..c5daffbc
--- /dev/null
+++ b/tags/ucf/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ ucf
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/unification/index.xml b/tags/unification/index.xml
new file mode 100644
index 00000000..50b7a990
--- /dev/null
+++ b/tags/unification/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ unification on VHDL News
+ https://vhdl.github.io/news/tags/unification/
+ Recent content in unification on VHDL News
+ Hugo -- gohugo.io
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+
+
+
+
+ OSVVM & UVVM: Differences and Unification
+ https://vhdl.github.io/news/articles/33/
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+ https://vhdl.github.io/news/articles/33/
+ As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
+
+
+
\ No newline at end of file
diff --git a/tags/uvm/index.html b/tags/uvm/index.html
new file mode 100644
index 00000000..2a3426c4
--- /dev/null
+++ b/tags/uvm/index.html
@@ -0,0 +1,403 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ uvm
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/uvm/index.xml b/tags/uvm/index.xml
new file mode 100644
index 00000000..0d9bef94
--- /dev/null
+++ b/tags/uvm/index.xml
@@ -0,0 +1,77 @@
+
+
+
+ uvm on VHDL News
+ https://vhdl.github.io/news/tags/uvm/
+ Recent content in uvm on VHDL News
+ Hugo -- gohugo.io
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/tags/uvvm/index.html b/tags/uvvm/index.html
new file mode 100644
index 00000000..73f092c2
--- /dev/null
+++ b/tags/uvvm/index.html
@@ -0,0 +1,511 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ uvvm
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/uvvm/index.xml b/tags/uvvm/index.xml
new file mode 100644
index 00000000..17eb8c53
--- /dev/null
+++ b/tags/uvvm/index.xml
@@ -0,0 +1,105 @@
+
+
+
+ uvvm on VHDL News
+ https://vhdl.github.io/news/tags/uvvm/
+ Recent content in uvvm on VHDL News
+ Hugo -- gohugo.io
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+
+
+
+
+ OSVVM & UVVM: Differences and Unification
+ https://vhdl.github.io/news/articles/33/
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+ https://vhdl.github.io/news/articles/33/
+ As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ Create your own VVC for UVVM
+ https://vhdl.github.io/news/articles/7/
+ Wed, 19 Aug 2020 12:13:59 +0000
+
+ https://vhdl.github.io/news/articles/7/
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/tags/vasg/index.html b/tags/vasg/index.html
new file mode 100644
index 00000000..39d2c080
--- /dev/null
+++ b/tags/vasg/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ VASG
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/vasg/index.xml b/tags/vasg/index.xml
new file mode 100644
index 00000000..8173fc03
--- /dev/null
+++ b/tags/vasg/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ VASG on VHDL News
+ https://vhdl.github.io/news/tags/vasg/
+ Recent content in VASG on VHDL News
+ Hugo -- gohugo.io
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+
+
+
+
+ VHDL needs you!
+ https://vhdl.github.io/news/past/22/
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+ https://vhdl.github.io/news/past/22/
+ Are you familiar or experienced with LaTeX? In preparation for the next revision, the VHDL Analysis and Standarisation Group (VASG) decided to migrate the sources of the IEEE Std 1076-2019 Language Reference Manual (LRM) from a closed source binary file based tool (Adobe FrameMaker) to an open source text based solution (LaTeX); together with using a forge (gitlab.com/IEEE-P1076) for coordinating and keeping track of the modifications.
+Although many people think that the standards community is driven by vendors, that is a mistake noawadays.
+
+
+
+
\ No newline at end of file
diff --git a/tags/verification/index.html b/tags/verification/index.html
new file mode 100644
index 00000000..a1a92982
--- /dev/null
+++ b/tags/verification/index.html
@@ -0,0 +1,694 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ verification
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/verification/index.xml b/tags/verification/index.xml
new file mode 100644
index 00000000..942e64b5
--- /dev/null
+++ b/tags/verification/index.xml
@@ -0,0 +1,154 @@
+
+
+
+ verification on VHDL News
+ https://vhdl.github.io/news/tags/verification/
+ Recent content in verification on VHDL News
+ Hugo -- gohugo.io
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+
+
+
+
+ OSVVM & UVVM: Differences and Unification
+ https://vhdl.github.io/news/articles/33/
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+ https://vhdl.github.io/news/articles/33/
+ As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect
+ https://vhdl.github.io/news/cores/24/
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+ https://vhdl.github.io/news/cores/24/
+ Cryptography IP-cores & tests written in VHDL / Verilog.
+The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
+
+
+
+ Combining VUnit tests with cocotb components
+ https://vhdl.github.io/news/show/16/
+ Mon, 28 Sep 2020 06:09:01 +0000
+
+ https://vhdl.github.io/news/show/16/
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ What’s new in VHDL-2019 - VHDLwhiz
+ https://vhdl.github.io/news/articles/9/
+ Fri, 28 Aug 2020 17:27:03 +0000
+
+ https://vhdl.github.io/news/articles/9/
+
+
+
+
+ First VHDL-2019 examples on EDA playground
+ https://vhdl.github.io/news/past/8/
+ Sat, 22 Aug 2020 20:37:41 +0000
+
+ https://vhdl.github.io/news/past/8/
+ First examples of VHDL-2019 on EDA playground supported by Riviera Pro:
+ some of the new features of the std.env package private and alias in protected types
+
+
+
+ Create your own VVC for UVVM
+ https://vhdl.github.io/news/articles/7/
+ Wed, 19 Aug 2020 12:13:59 +0000
+
+ https://vhdl.github.io/news/articles/7/
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+ Addressing VHDL Verification Challenges with OSVVM
+ https://vhdl.github.io/news/articles/4/
+ Tue, 18 Aug 2020 15:03:07 +0000
+
+ https://vhdl.github.io/news/articles/4/
+ An introduction to the capabilities of OSVVM utility and verification component libraries.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/tags/verilator/index.html b/tags/verilator/index.html
new file mode 100644
index 00000000..9d4fd579
--- /dev/null
+++ b/tags/verilator/index.html
@@ -0,0 +1,235 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ verilator
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/verilator/index.xml b/tags/verilator/index.xml
new file mode 100644
index 00000000..360e8420
--- /dev/null
+++ b/tags/verilator/index.xml
@@ -0,0 +1,32 @@
+
+
+
+ verilator on VHDL News
+ https://vhdl.github.io/news/tags/verilator/
+ Recent content in verilator on VHDL News
+ Hugo -- gohugo.io
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+
\ No newline at end of file
diff --git a/tags/verilog/index.html b/tags/verilog/index.html
new file mode 100644
index 00000000..a26c411e
--- /dev/null
+++ b/tags/verilog/index.html
@@ -0,0 +1,226 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ verilog
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/verilog/index.xml b/tags/verilog/index.xml
new file mode 100644
index 00000000..994d907f
--- /dev/null
+++ b/tags/verilog/index.xml
@@ -0,0 +1,35 @@
+
+
+
+ verilog on VHDL News
+ https://vhdl.github.io/news/tags/verilog/
+ Recent content in verilog on VHDL News
+ Hugo -- gohugo.io
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+
\ No newline at end of file
diff --git a/tags/vhdl-2019/index.html b/tags/vhdl-2019/index.html
new file mode 100644
index 00000000..e85a7e8a
--- /dev/null
+++ b/tags/vhdl-2019/index.html
@@ -0,0 +1,217 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ vhdl-2019
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/vhdl/index.xml b/tags/vhdl/index.xml
new file mode 100644
index 00000000..c1f978bf
--- /dev/null
+++ b/tags/vhdl/index.xml
@@ -0,0 +1,86 @@
+
+
+
+ vhdl on VHDL News
+ https://vhdl.github.io/news/tags/vhdl/
+ Recent content in vhdl on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+ OSVVM & UVVM: Differences and Unification
+ https://vhdl.github.io/news/articles/33/
+ Sat, 30 Oct 2021 02:23:50 +0000
+
+ https://vhdl.github.io/news/articles/33/
+ As the developer of Open Source VHDL Verification Methodology (OSVVM) , I would like to invite the Universal VHDL Verification Methodology (UVVM) community to join us in using and developing OSVVM.
+At this point OSVVM and UVVM are largely duplicating what each other is doing. This wastes valuable time and resources that could be better spent with all of us working toward a common goal. Lets be honest, the SystemVerilog community went though these same growing pains when Siemens, Cadence, and Synopsys came together to unify URM (Cadence), AVM (Siemens), OVM (Cadence + Siemens), and VMM (Synopsys) into UVM.
+
+
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+ https://vhdl.github.io/news/articles/31/
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+ https://vhdl.github.io/news/articles/31/
+ @rodrigomelo9:
+ Happy to help again in an Abdus Salam International Centre for Theoretical Physics (ICTP) workshop talking about #VHDL and #FOSS for #FPGA
+ Links to slides (and coming soon the recording) of the mini crash course about VHDL:
+ http://indico.ictp.it/event/9644/session/2/contribution/11/material/slides/ http://indico.ictp.it/event/9644/session/3/contribution/14/material/slides/
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+ VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect
+ https://vhdl.github.io/news/cores/24/
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+ https://vhdl.github.io/news/cores/24/
+ Cryptography IP-cores & tests written in VHDL / Verilog.
+The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
+
+
+
+ VHDL needs you!
+ https://vhdl.github.io/news/past/22/
+ Fri, 13 Nov 2020 14:39:38 +0000
+
+ https://vhdl.github.io/news/past/22/
+ Are you familiar or experienced with LaTeX? In preparation for the next revision, the VHDL Analysis and Standarisation Group (VASG) decided to migrate the sources of the IEEE Std 1076-2019 Language Reference Manual (LRM) from a closed source binary file based tool (Adobe FrameMaker) to an open source text based solution (LaTeX); together with using a forge (gitlab.com/IEEE-P1076) for coordinating and keeping track of the modifications.
+Although many people think that the standards community is driven by vendors, that is a mistake noawadays.
+
+
+
+ What are the chances of having sb_ice40_components_syn.vhd freely distributed for the benefit of the community?
+ https://vhdl.github.io/news/past/19/
+ Fri, 09 Oct 2020 14:54:20 +0000
+
+ https://vhdl.github.io/news/past/19/
+
+
+
+
+
\ No newline at end of file
diff --git a/tags/vhdlwhiz/index.html b/tags/vhdlwhiz/index.html
new file mode 100644
index 00000000..aa412272
--- /dev/null
+++ b/tags/vhdlwhiz/index.html
@@ -0,0 +1,184 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ vhdlwhiz
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/vunit/index.xml b/tags/vunit/index.xml
new file mode 100644
index 00000000..c30b631d
--- /dev/null
+++ b/tags/vunit/index.xml
@@ -0,0 +1,95 @@
+
+
+
+ vunit on VHDL News
+ https://vhdl.github.io/news/tags/vunit/
+ Recent content in vunit on VHDL News
+ Hugo -- gohugo.io
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ Combining VUnit tests with cocotb components
+ https://vhdl.github.io/news/show/16/
+ Mon, 28 Sep 2020 06:09:01 +0000
+
+ https://vhdl.github.io/news/show/16/
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 4)
+ https://vhdl.github.io/news/past/14/
+ Fri, 18 Sep 2020 00:54:44 +0000
+
+ https://vhdl.github.io/news/past/14/
+ The fourth part was published:
+ In part 3 of our GitHub study we presented the number of users on GitHub doing their VHDL verification with one or more of the analyzed frameworks: VUnit, OSVVM, UVVM, UVM, and cocotb. The results, especially that for the professional users, came as a bit of a surprise which lead to interesting discussions in the comments of the post. Can a study of professional users on GitHub really say something about professional practices behind company walls?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 3)
+ https://vhdl.github.io/news/past/11/
+ Wed, 02 Sep 2020 21:33:51 +0000
+
+ https://vhdl.github.io/news/past/11/
+ The third part was published:
+ In the second article about our GitHub study we analyzed the popularity of standard verification frameworks in VHDL repositories. This time we extend on those findings by analyzing the Git history of those repositories to find the number of users and examine how that changed over time.
+
+Looking at users rather than repositories doesn’t have a drastic effect to the overall picture. VUnit is still the most commonly used verification framework on GitHub.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 2)
+ https://vhdl.github.io/news/past/6/
+ Wed, 19 Aug 2020 07:38:22 +0000
+
+ https://vhdl.github.io/news/past/6/
+ The second article/chapter was published:
+ In the first article about our GitHub study we focused on the presence of tests in HDL repositories. This time we’re looking into what standard verification frameworks are being used. The main conclusions are that:
+ VUnit is the most used verification framework for professional and academic VHDL repositories on GitHub. Most repositories using more than one framework use VUnit and OSVVM. More than half of the repositories using OSVVM also use VUnit.
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 1)
+ https://vhdl.github.io/news/past/3/
+ Tue, 18 Aug 2020 14:51:44 +0000
+
+ https://vhdl.github.io/news/past/3/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+ What Can GitHub Tell Us About the HDL Industry?
+ https://vhdl.github.io/news/articles/2/
+ Tue, 18 Aug 2020 14:51:02 +0000
+
+ https://vhdl.github.io/news/articles/2/
+ During the last few years we’ve had many discussions within the VUnit community where we failed to reach a conclusion because we don’t fully know how people at large are working with design and verification. Some questions arise frequently:
+ How is verification done? What frameworks are used? Are they used together? What are the dominant coding styles? Would people align to those if they knew? Knowing these would help the development of VUnit [1]; where do we put our efforts?
+
+
+
+
\ No newline at end of file
diff --git a/tags/wilson/index.html b/tags/wilson/index.html
new file mode 100644
index 00000000..7d0e1fbd
--- /dev/null
+++ b/tags/wilson/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ wilson
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/wilson/index.xml b/tags/wilson/index.xml
new file mode 100644
index 00000000..aff3d9ae
--- /dev/null
+++ b/tags/wilson/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ wilson on VHDL News
+ https://vhdl.github.io/news/tags/wilson/
+ Recent content in wilson on VHDL News
+ Hugo -- gohugo.io
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+
+
+
+
+ What Can GitHub Tell Us About the HDL Industry? (Part 5)
+ https://vhdl.github.io/news/past/32/
+ Wed, 27 Oct 2021 22:36:39 +0000
+
+ https://vhdl.github.io/news/past/32/
+ The fifth part was published, titled Wilson Study Comparison:
+ Part 5 of this series compares our GitHub-based research on the verification frameworks used for VHDL designs with the findings in the Wilson Research Group functional verification study. Our analysis shows that the derived GitHub data confirms the Wilson study results for UVM, OSVVM, and UVVM but it also shows that the Wilson study misses a large part of the overall picture by not including all commonly used frameworks.
+
+
+
+
\ No newline at end of file
diff --git a/tags/windows/index.html b/tags/windows/index.html
new file mode 100644
index 00000000..d411068d
--- /dev/null
+++ b/tags/windows/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ Windows
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/wishbone/index.xml b/tags/wishbone/index.xml
new file mode 100644
index 00000000..f4adaeea
--- /dev/null
+++ b/tags/wishbone/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ wishbone on VHDL News
+ https://vhdl.github.io/news/tags/wishbone/
+ Recent content in wishbone on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+
+
+
+
+ NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL
+ https://vhdl.github.io/news/cores/36/
+ Sat, 05 Feb 2022 15:46:32 +0000
+
+ https://vhdl.github.io/news/cores/36/
+ The NEORV32 Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The project is intended as auxiliary processor in larger SoC designs or as ready-to-go stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus 5k low-power FPGA running at 24 MHz.
+Special focus is paid on execution safety to provide defined and predictable behavior at any time. Therefore, the CPU ensures that all memory access are acknowledged and no invalid/malformed instructions are executed.
+
+
+
+
\ No newline at end of file
diff --git a/tags/workshop/index.html b/tags/workshop/index.html
new file mode 100644
index 00000000..b9af56b9
--- /dev/null
+++ b/tags/workshop/index.html
@@ -0,0 +1,226 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ workshop
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/workshop/index.xml b/tags/workshop/index.xml
new file mode 100644
index 00000000..40adca09
--- /dev/null
+++ b/tags/workshop/index.xml
@@ -0,0 +1,36 @@
+
+
+
+ workshop on VHDL News
+ https://vhdl.github.io/news/tags/workshop/
+ Recent content in workshop on VHDL News
+ Hugo -- gohugo.io
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+
+
+
+
+ Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry
+ https://vhdl.github.io/news/articles/31/
+ Thu, 21 Oct 2021 15:39:55 +0000
+
+ https://vhdl.github.io/news/articles/31/
+ @rodrigomelo9:
+ Happy to help again in an Abdus Salam International Centre for Theoretical Physics (ICTP) workshop talking about #VHDL and #FOSS for #FPGA
+ Links to slides (and coming soon the recording) of the mini crash course about VHDL:
+ http://indico.ictp.it/event/9644/session/2/contribution/11/material/slides/ http://indico.ictp.it/event/9644/session/3/contribution/14/material/slides/
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+
\ No newline at end of file
diff --git a/tags/xdc/index.html b/tags/xdc/index.html
new file mode 100644
index 00000000..a0f58bca
--- /dev/null
+++ b/tags/xdc/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ xdc
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/xilinx/index.xml b/tags/xilinx/index.xml
new file mode 100644
index 00000000..a568df87
--- /dev/null
+++ b/tags/xilinx/index.xml
@@ -0,0 +1,24 @@
+
+
+
+ xilinx on VHDL News
+ https://vhdl.github.io/news/tags/xilinx/
+ Recent content in xilinx on VHDL News
+ Hugo -- gohugo.io
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+
+
+
+
+ CHIPS Alliance Announces Xilinx as its Newest Member
+ https://vhdl.github.io/news/past/35/
+ Sat, 05 Feb 2022 15:33:11 +0000
+
+ https://vhdl.github.io/news/past/35/
+ Xilinx to continue to drive forward open source FPGA innovation
+SAN FRANCISCO, Feb. 3, 2022 – CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that Xilinx, Inc. (NASDAQ: XLNX) has joined the CHIPS Alliance organization. Xilinx is a leader in adaptive computing, providing highly-flexible programmable silicon, enabled by a suite of advanced software and tools to drive rapid innovation across a wide span of industries and technologies – from consumer to cars to the cloud.
+
+
+
+
\ No newline at end of file
diff --git a/tags/yices2/index.html b/tags/yices2/index.html
new file mode 100644
index 00000000..dc3c16b6
--- /dev/null
+++ b/tags/yices2/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ yices2
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/yosys/index.xml b/tags/yosys/index.xml
new file mode 100644
index 00000000..efb785d1
--- /dev/null
+++ b/tags/yosys/index.xml
@@ -0,0 +1,86 @@
+
+
+
+ yosys on VHDL News
+ https://vhdl.github.io/news/tags/yosys/
+ Recent content in yosys on VHDL News
+ Hugo -- gohugo.io
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+
+
+
+
+ Open Source Verification Bundle (OSVB)
+ https://vhdl.github.io/news/show/30/
+ Wed, 20 Oct 2021 01:13:27 +0000
+
+ https://vhdl.github.io/news/show/30/
+ OSVB gathers the most popular open source verification Frameworks and Methodologies for VHDL and System Verilog: cocotb, OSVVM, SVUnit, UVVM, VUnit. Each of them was created and is maintained by different groups of people, in different contexts and with different backgrounds. All evolved into standalonish solutions involving build and test execution helpers, along with verification components for standard interfaces. However, each project prioritised certain features, while others didn’t receive so much care.
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ Mixed HDL on Fomu, with GHDL and Yosys
+ https://vhdl.github.io/news/articles/26/
+ Wed, 02 Dec 2020 05:34:29 +0000
+
+ https://vhdl.github.io/news/articles/26/
+ Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
+NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.
+
+
+
+ VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect
+ https://vhdl.github.io/news/cores/24/
+ Mon, 30 Nov 2020 19:50:15 +0000
+
+ https://vhdl.github.io/news/cores/24/
+ Cryptography IP-cores & tests written in VHDL / Verilog.
+The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.
+The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+ How to convert vhdl to other formats
+ https://vhdl.github.io/news/past/17/
+ Mon, 28 Sep 2020 15:23:01 +0000
+
+ https://vhdl.github.io/news/past/17/
+ I made a list of “How to convert vhdl to …” in hopes it gets indexed by the search engines. All commands are similar, they are listed so common search phrases get indexed.
+The format translation can be done with the yosys’s write_*commands. Therefore, in order to them to work, ghdl, yosys and ghdl-yosys-plugin have to be installed (make sure they are updated).
+In the following examples, ghdl is being used, in what I believe, is the most straightforward way.
+
+
+
+ Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
+ https://vhdl.github.io/news/show/5/
+ Tue, 18 Aug 2020 16:31:26 +0000
+
+ https://vhdl.github.io/news/show/5/
+ A collection of examples of using PSL (Property Specification Language) for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).
+This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs. It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple.
+
+
+
+
\ No newline at end of file
diff --git a/tags/youtube/index.html b/tags/youtube/index.html
new file mode 100644
index 00000000..60b3503e
--- /dev/null
+++ b/tags/youtube/index.html
@@ -0,0 +1,193 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ youtube
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tags/z3/index.xml b/tags/z3/index.xml
new file mode 100644
index 00000000..18efde14
--- /dev/null
+++ b/tags/z3/index.xml
@@ -0,0 +1,26 @@
+
+
+
+ z3 on VHDL News
+ https://vhdl.github.io/news/tags/z3/
+ Recent content in z3 on VHDL News
+ Hugo -- gohugo.io
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+
\ No newline at end of file
diff --git a/tools/18/index.html b/tools/18/index.html
new file mode 100644
index 00000000..9a7c04b1
--- /dev/null
+++ b/tools/18/index.html
@@ -0,0 +1,198 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ Docker dashboard (on Windows and Mac OS)
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
Any HDL design targeting FPGA boards needs constraint files in a vendor/tool specific format. Constraints are typically tied to the board and the interfaces, but not to the actual design. Therefore, copying them is inefficient and increases the maintenance burden of projects including multiple designs to be tested on several boards. This repository provides constraint definitions in a standardised and distributed format, fot decoupling board details from design sources.
+
+
+
+
+
+
+
+
+
+
+
diff --git a/tools/21/index.html b/tools/21/index.html
new file mode 100644
index 00000000..c6642322
--- /dev/null
+++ b/tools/21/index.html
@@ -0,0 +1,211 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+
Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+
Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+
From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
This presentation will give an overview of the Microwatt core. It will also include an overview of GHDL and how it can be used for both simulation and synthesis of a medium complexity VHDL project.
This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.github.io/MINGW-packages.
+
+
+
+
+
diff --git a/tools/index.xml b/tools/index.xml
new file mode 100644
index 00000000..0b2d5d85
--- /dev/null
+++ b/tools/index.xml
@@ -0,0 +1,65 @@
+
+
+
+ Tools on VHDL News
+ https://vhdl.github.io/news/tools/
+ Recent content in Tools on VHDL News
+ Hugo -- gohugo.io
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+
+
+
+
+ MINGW-packages for Electronic Design Automation (EDA)
+ https://vhdl.github.io/news/tools/27/
+ Tue, 19 Jan 2021 06:41:45 +0000
+
+ https://vhdl.github.io/news/tools/27/
+ This repository contains references to package recipes (PKGBUILD files) for electronic design automation (EDA) tools/projects to be built as MinGW-w64 targets on MSYS2 (MINGW32 and MINGW64). The main purpose is coordination of contributions for upstreaming all tools/projects to official MSYS2 repositories, and having them updated periodically. The default package manager (pacman) allows installing multiple tools at once through group mingw-w64-*-eda (i686|x86_64) . Find further details, along with usage and contribution guidelines at hdl.
+
+
+
+ Building and deploying container images for open source EDA
+ https://vhdl.github.io/news/tools/23/
+ Mon, 23 Nov 2020 09:09:05 +0000
+
+ https://vhdl.github.io/news/tools/23/
+ hdl/containers: README.md
+This repository contains scripts and GitHub Actions (GHA) YAML workflows for building, testing and deploying OCI images (aka Docker images) including open source EDA tooling. All of them are pushed to hub.docker.com/u/hdlc. See hdl.github.io/containers for further details and contributing guidelines.
+ ghdl/docker: DEPRECATED.md
+Some images related to synthesis and PnR were moved to hdl/containers and hub.docker.com/u/hdlc. Some of those are now mirrored to ghdl/synth:* for backwards compatibility, but are no longer built in this repository.
+
+
+
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+ https://vhdl.github.io/news/tools/21/
+ Tue, 27 Oct 2020 06:45:43 +0000
+
+ https://vhdl.github.io/news/tools/21/
+ Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools
+Speakers: Anton Blanchard, IBM & Tristan Gingold, CERN
+Microwatt is a 64 bit POWER OpenISA soft processor, written in VHDL. Over time it has grown from supporting Micropython, to Zephyr and most recently Linux.
+From its original inception, Microwatt has relied heavily on GHDL, the Open Source VHDL simulator. GHDL has very recently added synthesis support and together with Yosys and Nextpnr allows for a completely open source toolchain for FPGAs.
+
+
+
+ Structured constraint files for HDL designs targeting FPGA boards
+ https://vhdl.github.io/news/tools/20/
+ Thu, 22 Oct 2020 21:52:32 +0000
+
+ https://vhdl.github.io/news/tools/20/
+ Any HDL design targeting FPGA boards needs constraint files in a vendor/tool specific format. Constraints are typically tied to the board and the interfaces, but not to the actual design. Therefore, copying them is inefficient and increases the maintenance burden of projects including multiple designs to be tested on several boards. This repository provides constraint definitions in a standardised and distributed format, fot decoupling board details from design sources.
+
+
+
+ Docker dashboard (on Windows and Mac OS)
+ https://vhdl.github.io/news/tools/18/
+ Fri, 09 Oct 2020 08:48:50 +0000
+
+ https://vhdl.github.io/news/tools/18/
+
+
+
+
+
\ No newline at end of file
diff --git a/welcome/index.html b/welcome/index.html
new file mode 100644
index 00000000..9801b975
--- /dev/null
+++ b/welcome/index.html
@@ -0,0 +1,187 @@
+
+
+
+
+
+
+
+
+
+
+
+ VHDL News
+
+ |
+
+ Welcome to VHDL News
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
Welcome to VHDL News
+
Hacker NewsVHDL News is a bit different from other community sites, and we’d appreciate it if you’d take a minute to read the following as well as the guidelines.
+
The community of hardware designers is small, open source HDL is a niche compared to other technology communities, and open source VHDL is a subset of the latter. Users/developers are typically lacking time to write proper docs and/or detailed articles to let their projects be known. When they do, it is scattered in different sites/channels, so communication is diffusse although strong binds between users and projects exist. However, most of them do edit sources and/or reply to issues in GitHub almost daily.
+
VN is an experiment. Our hypothesis is that we can build bridges in the community by providing a hub that allows to participate with minimum overhead. Hence, VN is essentially GitHub Issues on steroids. By creating a new issue, users can share references/links to News, Articles, Tools and/or Cores, or they can Show their work in progress. Depending on the type of content, some metadata can be provided. Then, other users can react or comment in the issue, can share references to specific comments, can cross-ref discussions, etc. by using the regular GitHub features they are used to. A GitHub Actions workflow is used for retrieving the content from issues and for providing a web site with more details and alternative/additional sorting strategies.
+
Essentially there are two rules here: don’t post or upvote crap links, and don’t be rude or dumb in comment threads.
+
A crap link is one that’s only superficially interesting. Stories on HN VN don’t have to be about hacking VHDL , because good hackers hardware designers aren’t only interested in hacking VHDL , but they do have to be deeply interesting.
+
What does “deeply interesting” mean? It means stuff that teaches you about the world. A story about a robbery, for example, would probably not be deeply interesting. But if this robbery was a sign of some bigger, underlying trend, perhaps it could be.
+
The worst thing to post or upvote is something that’s intensely but shallowly interesting: gossip about famous people, funny or cute pictures or videos, partisan political articles, etc. If you let that sort of thing onto a news site, it will push aside the deeply interesting stuff, which tends to be quieter.
+
The most important principle on HN VN , though, is to make thoughtful comments. Thoughtful in both senses: civil and substantial.
+
The test for substance is a lot like it is for links. Does your comment teach us anything? There are two ways to do that: by pointing out some consideration that hadn’t previously been mentioned, and by giving more information about the topic, perhaps from personal experience. Whereas comments like “LOL!” or worse still, “That’s retarded!” teach us nothing.
+
Empty comments can be ok if they’re positive. There’s nothing wrong with submitting a comment saying just “Thanks.” What we especially discourage are comments that are empty and negative—comments that are mere name-calling.
+
Which brings us to the most important principle on HN VN : civility. Since long before the web, the anonymity of online conversation has lured people into being much ruder than they’d be in person. So the principle here is: don’t say anything you wouldn’t say face to face. This doesn’t mean you can’t disagree. But disagree without calling names. If you’re right, your argument will be more convincing without them.
+
Guidelines
+
There are five mutually exclusive categories:
+
+
News: main category for content that is not specific enough to fit in the other categories.
Articles: references to elaborated readings such as docs, papers, books, guides, wikis, etc.
+
Tools: references to projects that provide tooling around VHDL or which are otherwise useful in the context of open source VHDL design and documentation.
When creating a new issue, select the category where you want your submission to be published. All of the submissions must start with a code block, where the metadata is provided.
+
+
NOTE: GitHub supports Markdown frontmatter fields in the preview of sources in the repository, but not in Issues. That’s why a code block is used.
+
+
The only required field is the URL to the content you want to announce. Depending on the category, other optional fields can be provided. Those are listed in the template when a new issue is created; just remove the ones you don’t need/use.
+
Unlike News or Show, which are for rather ephemeral references, Articles, Tools and/or Cores are expected to be long going resources that evolve over time. Hence, both users and submitters should be aware that Articles, Tools and/or Cores might change and should change. As a result, it is ok to publish News which announce some relevant change/release/update in projects that are already listed in some other category. By the same token, the metadata in VN should be updated as the references evolve. Particularly, there is an optional field named related which allows to specify multiple submissions that are related to each other.
VN is not meant to host the content, but the references only, along with a short description. However, the reference is an URL that can point to any public content hosted anywhere. Hence, it is not required to format the content as a fancy website. Plain references to the preview of markup files is ok too.