Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Change generated kernel.xml axi manager port width to 512 #1074

Merged
merged 5 commits into from
Jul 7, 2022

Conversation

nathanielnrn
Copy link
Contributor

No description provided.

@nathanielnrn
Copy link
Contributor Author

Check's off a box in #1072 and is part of broader effort of #1022

@nathanielnrn
Copy link
Contributor Author

Need to see where in hardware these changes need to be mirrored, not ready to be merged yet.

@nathanielnrn
Copy link
Contributor Author

According to this, this PR should be fine as is and create the desired output, not causing any mismatches between kernel.xml and the generated verilog code

@nathanielnrn nathanielnrn reopened this Jul 6, 2022
@@ -150,7 +150,7 @@ impl Backend for XilinxXmlBackend {
name: axi_name,
mode: "master",
range: "0xFFFFFFFFFFFFFFFF",
data_width: 64,
data_width: 512, //matches actual hardware width
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can we leave a comment here explaining why this needs to be 512? Ideally pointing to documentation somewhere?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Would this be good? Is there a deeper reason "why" that should be addressed?

Suggested change
data_width: 512, //matches actual hardware width
// Width should match the bus data width of memory modules
// described in hardware, for example see
// https://github.com/cucapra/calyx/blob/c2b12a0fe6b1ee3aaaae0c66e7c4619ee6c82614/src/backend/xilinx/toplevel.rs#L58
data_width: 512,

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

That works!

@rachitnigam
Copy link
Contributor

Once you add the comment explaining why it needs to be 512, merge it at your discretion!

@nathanielnrn nathanielnrn enabled auto-merge (squash) July 7, 2022 15:32
@nathanielnrn nathanielnrn merged commit 585731f into master Jul 7, 2022
@nathanielnrn nathanielnrn deleted the kernel-axi-manager-width-fix branch July 7, 2022 15:41
@sampsyo
Copy link
Contributor

sampsyo commented Jul 7, 2022

Seems great! Maybe someday this magic 512 number should be configurable or something (and not written down twice), but that's for another day…

nathanielnrn added a commit that referenced this pull request Jul 7, 2022
* Changed axi manager port width to 512

* Added comments regarding kernel width

Co-authored-by: Nathaniel Navarro <nrn25@cornell.edu>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants