-
Notifications
You must be signed in to change notification settings - Fork 51
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Change generated kernel.xml axi manager port width to 512 #1074
Conversation
Need to see where in hardware these changes need to be mirrored, not ready to be merged yet. |
According to this, this PR should be fine as is and create the desired output, not causing any mismatches between |
src/backend/xilinx/xml.rs
Outdated
@@ -150,7 +150,7 @@ impl Backend for XilinxXmlBackend { | |||
name: axi_name, | |||
mode: "master", | |||
range: "0xFFFFFFFFFFFFFFFF", | |||
data_width: 64, | |||
data_width: 512, //matches actual hardware width |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Can we leave a comment here explaining why this needs to be 512? Ideally pointing to documentation somewhere?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Would this be good? Is there a deeper reason "why" that should be addressed?
data_width: 512, //matches actual hardware width | |
// Width should match the bus data width of memory modules | |
// described in hardware, for example see | |
// https://github.com/cucapra/calyx/blob/c2b12a0fe6b1ee3aaaae0c66e7c4619ee6c82614/src/backend/xilinx/toplevel.rs#L58 | |
data_width: 512, |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
That works!
Once you add the comment explaining why it needs to be 512, merge it at your discretion! |
Seems great! Maybe someday this magic 512 number should be configurable or something (and not written down twice), but that's for another day… |
* Changed axi manager port width to 512 * Added comments regarding kernel width Co-authored-by: Nathaniel Navarro <nrn25@cornell.edu>
No description provided.