Add --targetDir option and verilog generation to Makefile and chiselTests. #16
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
Rendered obsolete by #54. |
seldridge
pushed a commit
that referenced
this pull request
Aug 4, 2022
* Add scalafmt files from chisel3 * Enable scalafmt in SBT * Scalafmt all the files * Add scalafmt check to CI
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Add the Chisel2 --targetDir option to control where output is created.
Add Stack.scala to chiselTests (sole purpose is to generate .fir output file).
Add main.scala to chiselTests to elaborate tests and generate .fir files.
Update Makefile to use current tooling to generate Verilog output (firrtl).