Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Tweaks to the Verilog-vs-Chisel Page (backport #2432) #2433

Merged
merged 1 commit into from
Mar 7, 2022

Conversation

mergify[bot]
Copy link
Contributor

@mergify mergify bot commented Mar 7, 2022

This is an automatic backport of pull request #2432 done by Mergify.


Mergify commands and options

More conditions and actions can be found in the documentation.

You can also trigger Mergify actions by commenting on this pull request:

  • @Mergifyio refresh will re-evaluate the rules
  • @Mergifyio rebase will rebase this PR on its base branch
  • @Mergifyio update will merge the base branch into this PR
  • @Mergifyio backport <destination> will backport this PR on <destination> branch

Additionally, on Mergify dashboard you can:

  • look at your merge queues
  • generate the Mergify configuration with the config editor.

Finally, you can contact us on https://mergify.com

* Tweaks to the Verilog-vs-Chisel Page

* Update cookbook.md

* Update verilog-vs-chisel.md

* Update verilog-vs-chisel.md

(cherry picked from commit 7432bdf)
@mergify mergify bot added the Backport Automated backport, please consider for minor release label Mar 7, 2022
@mergify mergify bot merged commit 6c64093 into 3.5.x Mar 7, 2022
@mergify mergify bot deleted the mergify/bp/3.5.x/pr-2432 branch March 7, 2022 08:00
jackkoenig pushed a commit that referenced this pull request Feb 28, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Backport Automated backport, please consider for minor release
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant