Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Expose control over take field for all ClockSinkParameters in system #2618

Closed
wants to merge 1 commit into from

Conversation

jerryz123
Copy link
Contributor

@jerryz123 jerryz123 commented Aug 24, 2020

This PR exposes control to set the take fields of all ClockSinks in the system. This lets us programmatically generate PLL models by inspecting all desired frequencies at a single ClockGroupSourceNode.

A clockSinkParams field is added to TileParams, and parameterizes the ClockSinkNode in the TilePRCIDomain.
Additionally, the CoherenceManagerWrapper is now set with the same dtsFrequency as the SystemBus, which drives its clocks

Related issue: ucb-bar/chipyard#614

Type of change: feature request

Impact: API addition (no impact on existing code)

Development Phase: implementation

Release Notes

@hcook
Copy link
Member

hcook commented Nov 18, 2020

Closed due to being included in #2641

@hcook hcook closed this Nov 18, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants