Expose control over take field for all ClockSinkParameters in system #2618
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR exposes control to set the
take
fields of all ClockSinks in the system. This lets us programmatically generate PLL models by inspecting all desired frequencies at a singleClockGroupSourceNode
.A
clockSinkParams
field is added toTileParams
, and parameterizes theClockSinkNode
in theTilePRCIDomain
.Additionally, the
CoherenceManagerWrapper
is now set with the samedtsFrequency
as theSystemBus
, which drives its clocksRelated issue: ucb-bar/chipyard#614
Type of change: feature request
Impact: API addition (no impact on existing code)
Development Phase: implementation
Release Notes