Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

AXI4Deinterleaver: add a buffer when optimized away #2642

Merged
merged 2 commits into from
Sep 22, 2020

Conversation

terpstra
Copy link
Contributor

Otherwise, cycle timing of the design can be impacted by the optimization
which removes this IP. The new default changes the behaviour to leave the
timing unaffected by the optimization, which, while a change, is safer.

Type of change: bug report
Impact: no functional change
Development Phase: implementation

@hcook I've opted not to try to modify the circuit to make the non-optimized case pass-through. I'd rather spend that mental energy on a better non-store-and-forward deinterleaver.

Otherwise, cycle timing of the design can be impacted by the optimization
which removes this IP. The new default changes the behaviour to leave the
timing unaffected by the optimization, which, while a change, is safer.
@terpstra terpstra requested a review from hcook September 18, 2020 00:10
@terpstra terpstra merged commit 2e9aa79 into master Sep 22, 2020
@terpstra terpstra deleted the deinterleaver-buffering branch September 22, 2020 18:40
terpstra added a commit that referenced this pull request Oct 2, 2020
We cannot use '<>' due to the usual chisel3 bug with both sides wires.
To appease ':<>', the types must be identical, so we need a cast.
terpstra added a commit that referenced this pull request Oct 2, 2020
We cannot use '<>' due to the usual chisel3 bug with both sides wires.
To appease ':<>', the types must be identical, so we need a cast.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants