We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b08ed02 commit 4e9b9a3Copy full SHA for 4e9b9a3
drivers/gpu/drm/amd/display/dc/dcn30/dcn30_resource.c
@@ -1891,7 +1891,6 @@ static bool dcn30_split_stream_for_mpc_or_odm(
1891
}
1892
pri_pipe->next_odm_pipe = sec_pipe;
1893
sec_pipe->prev_odm_pipe = pri_pipe;
1894
- ASSERT(sec_pipe->top_pipe == NULL);
1895
1896
if (!sec_pipe->top_pipe)
1897
sec_pipe->stream_res.opp = pool->opps[pipe_idx];
0 commit comments