Skip to content

Conversation

@kroening
Copy link
Collaborator

@kroening kroening commented Dec 5, 2025

No description provided.

@kroening kroening force-pushed the use_verilog_identifier branch 3 times, most recently from ca77b7e to 3de5ab9 Compare December 5, 2025 21:54
The type checker now re-creates the symbol expressions, which removes the
ID_base_name field.  In turn, this enables more re-use in all the flattening
solvers.
@kroening kroening force-pushed the use_verilog_identifier branch from 3de5ab9 to 6f70c94 Compare December 6, 2025 23:12
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants