Create a threadsafe cache store for processor #8662
Labels
discuss
Issue needs further discussion.
enhancement
libbeat
needs_team
Indicates that the issue/PR needs a Team:* label
Stalled
As we add more complex processors to beat a lot of them require some sort of caching mechanism to improve performance. Currently, all processors that need cache are implementing their own caching and their refresh mechanism.
Caching values in a processor require you to do a few stuff:
There is no unique way across processors to cache values; this means that if anything of the above is not done correctly, we have the risk to generate a panic concerning concurrency when the events get serialized at the output.
The store should provide a single point of caching and refresh, and should take care of the concurrency.
Of course, it should be flexible enough to be used outside of the processor context.
The text was updated successfully, but these errors were encountered: