Skip to content

[ExportVerilog] Fix ifdef of macro w/ Verilog name #20760

[ExportVerilog] Fix ifdef of macro w/ Verilog name

[ExportVerilog] Fix ifdef of macro w/ Verilog name #20760

Triggered via pull request December 4, 2024 22:49
Status Success
Total duration 11m 20s
Artifacts

shortIntegrationTests.yml

on: pull_request
Matrix: Build and Test
Fit to window
Zoom out
Zoom in