Skip to content

[ExportVerilog] Fix ifdef of macro w/ Verilog name #20763

[ExportVerilog] Fix ifdef of macro w/ Verilog name

[ExportVerilog] Fix ifdef of macro w/ Verilog name #20763

Triggered via pull request December 4, 2024 23:10
Status Success
Total duration 10m 48s
Artifacts

shortIntegrationTests.yml

on: pull_request
Matrix: Build and Test
Fit to window
Zoom out
Zoom in