



• SAYMA RTM • specification



v1.0(02.2018)





Document version:	Preliminary
Issue Date:	February 7, 2018
Written by:	Filip Świtakowski
Approved by:	
Document title:	SAYMA RTM- specification





Todo list

jakiś opis Cite high speed ADC and DAC ICs by name and summarize high-level spec-	
ifications – that's what this board is about!	10
coppied from AMC	28
TBD OVERTEMPn	28
Coppied from AMC	29
TBD voltage noise	29





Contents

1	Glossary	5
2	Overview	7
3	uTCA.4 RF Backplane	9
4	uTCA in Sinara	9
5	uTCA parts and suppliers	9
6	Schematic / Layout Viewer	9
7	Project description	10
8	Functional specifications	10
9	Product view	11
10	Routing	13
11	RF Front-End Mezzanines	15
12	Available AFEs 12.1 TestMod	15 15 15 16 16 16 16
13	General Specification13.1 Mechanical13.2 Electrical	17 17 17
14	Clock distribution mezzanine 14.1 Overview 14.2 Features and specification 14.3 Mezzanines 14.3.1 Template mezzanine 14.3.2 Low phase noise clock mezzanine	 18 18 18 18 18
15	15.1 Crate clock distribution 15.2 RTIO 15.2.1 Metlino	20 20 20 20





		15.2.2 Sayma	20
	15.3	DRTIO	20
	15.4	JESD204 synchronization procedure	21
	15.5	Sayma RTM clock chip connections	22
	15.6	Clock constraints	23
		15.6.1 Constraints \ldots	23
16	Clor	ak distribution	24
10	16 1	Crate clock distribution	24 94
	16.9		24 94
	10.2	16.9.1 Motline	24 94
		16.2.2 Nietimo	24
	16.2	10.2.2 Sayina	24 94
	16.4	IFSD204 gynchronization proceedure	24 25
	16.5	Sayma PTM clock chip connections	20
	16.6	Cleak constraints	20
	10.0	16.6.1 Constraints	21
			21
17	Hou	isekeeping Signals	28
	17.1	sensors	28
	17.2	Safety interlocks	28
18	Pow	7 e r	29
10	18 1	Power supply	29
	18.2	Power configuration	29
	10.2	18.2.1 Power map	29
		18.2.2 Evar parameters	30
		18.2.3 Exar configuration	31
۸	1	vondir	ეი
\mathbf{A}	App		5 4





1 Glossary

AFE Analogue front-end.

AMC Module or Modul An AMC Module is a mezzanine or modular add-on card that extends the functionality of a Carrier Board. The term is also used to generically refer to the different varieties of Multi-Width and Multi-Height Modules.

BaseMod Base-band input/output mezzanine.

- **COTS** Commercial off-the-shelf. Product which is designed and can be easily purchased.
- **EEM** Eurocard Extension Module is a Sinara standard for low-cost, low-bandwidth peripherals that are controlled by ARTIQ DRTIO.
- Fat Pipes Ports 4 though 11 of the AMC Connector constitute the Fat Pipes Region. This Region of Ports is intended for the assignment of multiple Lane interfaces, also called "fat pipes". Fat Pipe 1 [Ports 4-7], Fat Pipe [Ports 8-11].

 ${\bf FMC}\,$ FPGA Mezzanine Card

- **HEPP** High Energy Physics. ???
- Hot Swap To remove a component (e.g., an AMC Module) from a system (e.g., an AMC Carrier AdvancedTCA Board) and plug in a new one while the power is still on and the system is still operating.
- **IPMB** ntelligent Platform Management Bus. The lowest level hardware management bus as described in the Intelligent Platform Management Bus Communications Protocol Specification.
- Management Power or MP The 3.3V power for a Module's Management function, individually provided to each Slot by the Carrier
- **MGT** Multi-Gigabit Transceiver.
- **MixMod** An up-converting mezzanine, using an analogue IQ mixer to mix the input and output RF signals with a LO supplied by Sayma.
- **MMC** Module Management Controller. The MMC is the required intelligent controller that manages the Module and is interfaced to the Carrier via IPMB-Local.
- ${\bf RFBP}~{\rm RF}$ Backplane.
- **RTM** Rear Transition Module.
- Sayma Smart Arbitrary Waveform Generator, providing 8 channels of 1.2 GSPS 16-bit DACs (2.4 GHz DAC clock) and 125 MSPS 16-bit ADCs. It consists of an AMC, providing the high-speed digital logic, and a RTM, holding the data converters and analog components.
- Sianra Open-source hardware ecosystem originally designed for use in quantum physics experiments running the ARTIQ control software. It is licensed under CERN OHL v1.2.





uTCA Micro Telecommunications Computing Architecture. MicroTCA is a modular, open standard for building high performance computer systems in a small form factor.





2 Overview

MicroTCA (uTCA) is Sinara's preferred form-factor for hardware with high-speed data converters requiring deterministic phase control, such as the *Sayma* 2.4 GSPS smart arbitrary waveform generator (SAWG).

uTCA is a modular, open standard originally developed by the telecommunications industry. It allows a single rack master – the Micro TCA Carrier Hub (MCH) – to control multiple slave boards, known as Advanced Mezzanine Cards (AMCs) via a high-speed digital backplane. uTCA chassis and backplanes are available commercially of the shelf (COTS).

We make use of the most recent extension to the uTCA standard, uTCA.4. Originating in the high-energy and particle physics (HEPP) community, uTCA.4 introduces rear-transition modules (RTMs) along with a second backplane for low-noise RF signals (RFBP). Each RTM connects to an AMC (one RTM per AMC). Typically, the AMCs hold FPGAs and other highspeed digital hardware, communicating with the MCH via gigabit serial links over the AMC backplane. The RTMs hold data converters and other low-noise analog components, controlled by the corresponding AMC. The RFBP provides low-noise clocks and local oscillators (LOs). The RTMs and RFBP are screened from the AMCs to minimise interference from the highspeed digital logic.



Figure 1: Micro TCA chassis with 3 Sayma AMC modules inserted

(above) Micro TCA chassis with 3 Sayma AMC modules inserted.

Micro TCA chassis with 4 RTM modules inserted. One of them with 4 BaseMod AFE mezzanines installed.



Figure 2: Micro TCA chassis with 4 RTM modules inserted. One of them has 4 BaseMod AFE mezzanines installed.





3 uTCA.4 RF Backplane

RF BP datasheet RF BP measurements

4 uTCA in Sinara

Metlino has been developed as an MCH optimised for use in Sinara. It can either be the ARTIQ master or a slave, connected to the master via DRTIO.

uTCA hardware interfaces with the extension modules either directly, using a VHDCI carrier, or indirectly, using a Kasli DRTIO slave.

To do: * Some images to illustrate what uTCA systems look like * Explain how Baikal etc fit in * Add BP schematics that show what the connectivity is * Any more useful information?

5 uTCA parts and suppliers

Add parts and suppliers from the issues list...

6 Schematic / Layout Viewer

Mentor has a free tool called visECAD Viewer.





7 Project description

The Sayma RTM module extends Sayma AMC board connectivity by DACs and ADCs modules.

jakiś opis Cite high speed ADC and DAC ICs by name and summarize high-level specifications – that's what this board is about!

8 Functional specifications

Programmable resources:

• Xilinx Artix-7 XC7A15T-1CSG325

Memory:

• EEPROM with MAC and unique ID

Connectivity:

- 4x mezzaninne connector LSS-120-01-L-DV-A
- 40x SMP connector for ADC/DAC
- Stand-alone 12V power connector
- RTM connector with 16 GTP pair routed to it.
- GTP on RTM connector connected to:
 - DAC x16 [Tx]
 - ADC x8 [Rx]
 - FPGA MGT 2x2 [Tx + Rx]
 - SATA x2
- uRFB connector

Supply:

• Monitoring of voltage and Power supply for FPGA and P3V3

Clocking:

- UFL CLK input
- SMA CLK output
- Si5324 Clock recovery

Other:

• Temperature, voltage and current monitoring for critical power buses





9 Product view



Figure 3: Top view







Figure 4: Bottom view





10 Routing



Figure 5: Block Scheme







Figure 6: I2C





11 RF Front-End Mezzanines

Mezzanines providing analogue front-ends (AFEs) for the ADCs and DACs on Sayma.

12 Available AFEs

12.1 TestMod

Simple mezzanine designed for thermal and connectivity testing, and to serve as a template for other mezzanine designs.

To do: add image and description of functionality.

Design files are here, the schematic is here.

12.2 BaseMod

BaseMod is a base-band input/output mezzanine. Design files are here, the schematic is here.

NB: 12/2017 Allaki was renamed BaseMod. To do: add image

12.2.1 Outputs

BaseMod provides two independent RF outputs, featuring:

- **Bandwidth**: 10MHz 4GHz (upper frequency is limited by several different components)
- Max output power: ?dBm (limited by ?).
- **Output filters**: either 3 Mini-Circuits FV1206 series filters, or a user-definable discrete 9-pole discrete-element filter using 0402 components.
- Low phase noise amplifier: Mini-Circuits ERA-4XSM+); 14.2dBm gain at 1GHz.
- **Digitally programmable attenuator**: HMC542BLP4E; 0dB to 31.dB in 0.5dB steps; controllable in real-time.
- Fast, high-isolation RF switch: HMC349LP4C; 67dB isolation at 1GHz; controllable in with real-time control.
- **Power detector**: AD8363ACPZ on switch "off" port for monitoring and power levelling.
- **Optional isolation of output grounds**: to avoid ground loops, achieved by fitting capacitors and washers.





12.2.2 Inputs

BaseMod provides two independent inputs, each of which can be configured (component placement) as:

- 1. Direct feed to ADC via ADA4927-1 buffer for maximum bandwidth
- 2. Low-noise programmable gain instrumentation amplifier (AD8253) front-end
- Bandwidth: DC-300kHz
- Input ranges: ± 0.1 V, ± 1 V, ± 10 V
- **Fully differential inputs**: 100k between each input signal and ground and the circuit ground
- **Filters**: Common-mode and differential mode filtering of RF interference for optimum DC precision
- **Input protection**: diodes between each input and the supply rails for maximum ruggedness
- Supports both high-speed input directly coupled into a high-speed pre-amp, and low-frequency inputs using a variable-gain instrumentation amplifier (choice by component selection). Pull details from #81
- Instrumentation amp: gain, filters, etc.

12.3 MixMod

MixMod is an up-converting mezzanine, using an analogue IQ mixer to mix the input and output RF signals with a LO supplied by Sayma.

The LO provided by Sayma should be a 3V3 PECL square-wave.

12.3.1 Outputs

MixMod provides a single RF output between 2.5GHz and 3.5GHz, produced by mixing two DAC channels with a LO supplied by Sayma. Other than the IQ mixer, the output signal-chain is identical to BaseMod.

12.3.2 Inputs

MixMod's two inputs can either be operated in baseband or downconversion mode (selectable by component choice). In baseband mode, the inputs function identically to Base-Mod's. In downconversion mode, a single SMA input feeds the RF port on an IQ mixer to produce a pair of baseband signals, which then feed the two signal chains.





13 General Specification

13.1 Mechanical

- Board size
- Mounting holes
- SMA locations and pns
- Connectors

13.2 Electrical

- Suggest ADL5375 IQ modulator. Good intrinsic carrier/sideband rejection, relatively low temp coefficients, sufficient IF bandwidth, good I/Q linearity. This is the chip used in the NIST Magtrap drive system.
- Signal levels etc





14 Clock distribution mezzanine

14.1 Overview

Clock mezzanines generate high-quality RF/microwave signals for use as data converter clocks and local oscillators (LOs) by phase-locking low-noise VCOs to a supplied reference source. They mount on a suitable carrier, such as Baikal, which supplies global signals to all RTMs in a uTCA.4 rack, or to an individual RTM, such as Sayma, for local frequency generation.

14.2 Features and specification

- Reference input from carrier PCB via 2xSMPs, typically 100MHz AC-coupled differential 3V3 PECL square-wave.
- Two independent phase-locked loops (PLLs), one typically used as one data converter clock (CLK) and one as a high-frequency reference/local oscillator (REF_LO). Outputs are AC coupled 3V3 PECL square-waves provided as differential signals over 2xSMPs.
- PLL lock indicators accessible via TTLs
- PLL multiplication factors (output frequencies) accessible from carrier via I2C
- Auxiliary CLK input from MMCX connector on top of PCB with isolated ground. Typical input is 500hm single-ended, +10dBm. Switching between on-board PLL and auxiliary input using integrated ultra-low noise clock mux controllable from carrier.
- Digital/power: copy from AFE specification, and specify pins for PLL locked indicators (high-locked) and mux

14.3 Mezzanines

14.3.1 Template mezzanine

Used for thermal and electrical testing of carriers, such as Sayma and Baikal, and as a template for designing clock mezzanines.

The design files are located in ARTIQ_ALTIUM/PCB_mezzanine_clock_template, the schematic is here.

14.3.2 Low phase noise clock mezzanine

An ultra-low noise, dual-output fixed-frequency signal generator.

The design files are located in <code>ARTIQ_ALTIUM/PCB_mezzanine_clock</code>, the schematic is here.

Specification:

- PLL: HMC440
- VCOs: Crystek CVCO55CC family of narrow-band VCOs





- Output range for 100MHz input: 400MHz to 3.2GHz, limited by available VCOs and HMC440 multiplication factor
- PLL multiplication factors (output frequencies) fixed by component section, but readable from carrier via I2C
- To do: measure long-term phase stability





15 Clock distribution

15.1 Crate clock distribution

The crate distributes a 100MHz clock on a RTM RF backplane. This clock is typically externally supplied from a high quality source, but it is desirable to include a 100 MHz oscillator on the MCH RTM and on the Sayma RTM the for turnkey/standalone operation (with limited timing performance).

In a multi-crate system, all crates need to receive the same 100MHz clock to support sample-accurate operation.

15.2 RTIO

Sayma and Metlino shall include a general purpose XO of e.g. 125MHz, connected to a general purpose FPGA clock input pin. This is a simple addition that make the boards a bit friendlier to developers. It also allows for debugging and bootstrapping of the clocks during development: This XO becomes necessary if we use a transceiver PLL chip that needs to be configured before it outputs a clock.

15.2.1 Metlino

In root mode, the Metlino receives the 100MHz clock and turns it into a 200MHz RTIO clock that it uses as reference clock for its DRTIO transmitters.

In satellite mode, the Metlino recovers the RTIO clock from the fiber.

The following clock resources should be available on Metlino to support this operation:

- Si5324 for 100->200MHz in root mode, and CDR jitter filtering in satellite mode.
- Si5324 free-running based on local XO for providing a CDR reference in satellite mode.

The Si5324 shall have its two clock outputs connected to a transceiver clock input (so that we can transmit back synchronously and at fixed latency) and to a general purpose clock input on the FPGA. Transceiver-fabric clock routing inside the FPGA is of poor quality, so we want to mitigate that.

The Metlino will be double-width and connected to its RTM to receive the 100MHz RTM clock (required in root mode).

15.2.2 Sayma

Sayma cards recover their RTIO clock from the backplane's transceiver link or - if they are stand-alone – from their SFP/SATA DRTIO transciever link. This requires the same hardware as the Metlino in root mode: Si5324 connected in the same way.

15.3 DRTIO

DRTIO (distributed real-time input/output) achieves three distinct things over a single high speed serial link:





- It transfers the RTIO clock
- It transfers the RTIO time. This means that it will designate a specific RTIO clock cycle as timestamp zero.
- It transfers data. Data consists of RTIO events (outputs or inputs) and low bandwidth non-realtime auxiliary traffic.

Note that the RTIO time (clock plus the cycle counter) is the primary and authoritative source of time in the ARTIQ tree. The RTIO clock is however not an extremely low noise clock that could serve as the sample clock in data conversion or as a base clock for picosecond level timestamping. Having another "better" clock do these tasks is not trivial since the alignment between such a sample clock and the RTIO clock is unknown. When data is transferred between the two clock domains it is undefined which RTIO cycle corresponds to which sample clock cycle.

15.4 JESD204 synchronization procedure

While JESD204B subclass 1 provides "fixed latency" for the data transfer between a converter (ADC or DAC) and the FPGA, this is fundamentally insufficient for DRTIO. We need more than just fixed latency. A JESD204B link has two deviceclocks: one for the converter and one for the FPGA. The SYSREF signal is used to designate which cycle of the faster of the two deviceclocks corresponds to the beginning of a cycle in the slower deviceclock. The slower deviceclock and SYSREF have an a priori unknown phase with respect to the RTIO clock.

Timestamping a certain sample to a specific RTIO cycle requires two things in addition to JESD204B subclass 1 deterministic latency:

- Reproducible alignment of the sample clock with the RTIO clock. This is guaranteed by fixed latencies in the DRTIO branch of the clocking (master oscillator -> MCH RTM -> Metlino -> AMC backplane DRTIO link -> Sayma AMC) and in the sample branch (master oscillator -> MCH RTM -> RF backplane -> Sayma RTM -> PLL -> clock distribution -> DAC/ADC). This also requires the backplane clock and the sample clock to be integer multiples of the RTIO clock.
- Reproducible alignment of SYSREF and the slower FPGA device clock to the RTIO clock. This is done actively.

The FPGA shall align SYSREF with designated RTIO clock edges. The alignment should be better than a DAC clock cycle and reproducible across reboots.

The FPGA first roughly aligns SYSREF within one cycle before a desired RTIO clock edge by asserting the synchronization signal of the clock chip, which resets its dividers. This alignment is optional and may have an uncertainty of several DAC clock cycles. It is only used to decrease the required scan range of the delay elements used in the next steps.

The FPGA then analyzes SYSREF by repeatedly sampling it with the RTIO clock while scanning a calibrated I/O input delay. This measures the SYSREF phase with a high precision.





The delay scan mechanism is limited by the resolution and stability of the scan element. The resolution must be significantly smaller than a DAC clock period. There are three delay elements available to perform the scan:

- IDELAYE3 in the FPGA. Uncertainty about PVT effects.
- Digital delay in the clock distribution chip. Infinite delay, low noise.
- Analog delay in the clock distribution chip (HMC704X only, not AD9516-1). Very fine and well calibrated, but too noisy to be used on a sample clock.

We plan to use the latter two elements for the scan.

The FPGA then rounds the phase to an integer multiple of sample clock cycles using previously stored fractional delay data (delay <- round(measured - fractional)) and stores the new fractional delay (fractional <- measured - delay). It now programs the digital phase shifters of the slower clocks (FPGA deviceclock and SYSREF) with the negative of the rounded delay value.

This technique can be implemented on the AD9154 FMC cards, using the digital delay of the AD9516-1 and IDELAYE3.

15.5 Sayma RTM clock chip connections

The HMC7044 has 14 outputs. We should use them for:

- DAC1 deviceclock
- DAC1 SYSREF
- DAC2 deviceclock
- DAC2 SYSREF
- ADC1 deviceclock
- ADC1 SYSREF
- ADC2 deviceclock
- ADC2 SYSREF
- FPGA SYSREF [with fine delay]
- FPGA MGT reference clock for DAC
- FPGA MGT reference clock for ADC
- additional outputs to FPGA, usable e.g. if we have problems with the recovered RTIO clock.





15.6 Clock constraints

15.6.1 Constraints

- t_RTIO = n * 1ns
 - period of the coarse RTIO clock
 - n integer to avoid rounding errors and beating between RTIO clock and user habit
 - n not necessarily a power of two
 - the same throughout the ARTIQ tree to avoid beating of channels
- t_DRTIO_link = n * 10 * t_RTIO with n being 1, 2, 4, 8
 - line period of the DRTIO link
 - due to 8b10b and parallel bus width
 - n not a power of two could work but looks impractical.
 - does not need to be the same **n** for each link
 - AMC backplane links can probably not to 10 GHz line rate but 5 GHz, fibers (SFP+) can
- t_SAWG_DATA = t_RTIO/

f_DAC/f_SAWG: {1, 2, 4, 8}
f_SAWG/f_RTIO: {1, 2, 4, 8}
f_RTIO/f_DRTIO: {10, 20, 40}
f_JESD_P/f_RTIO: {1, 2}
f_JESD/f_JESD_P: {40}

(GHz)	f_DAC	f_SAWG	f_JESD_P	f_JESD	f_RTIO	f_DRTIO
А	2.4	0.6	0.15	6	0.15	3
В	2	1	0.25	10	0.125	5
С	0.3	0.3	0.15	6	0.15	3





16 Clock distribution

16.1 Crate clock distribution

The crate distributes a 100MHz clock on a RTM RF backplane. This clock is typically externally supplied from a high quality source, but it is desirable to include a 100 MHz oscillator on the MCH RTM and on the Sayma RTM the for turnkey/standalone operation (with limited timing performance).

In a multi-crate system, all crates need to receive the same 100MHz clock to support sample-accurate operation.

16.2 RTIO

Sayma and Metlino shall include a general purpose XO of e.g. 125MHz, connected to a general purpose FPGA clock input pin. This is a simple addition that make the boards a bit friendlier to developers. It also allows for debugging and bootstrapping of the clocks during development: This XO becomes necessary if we use a transceiver PLL chip that needs to be configured before it outputs a clock.

16.2.1 Metlino

In root mode, the Metlino receives the 100MHz clock and turns it into a 200MHz RTIO clock that it uses as reference clock for its DRTIO transmitters.

In satellite mode, the Metlino recovers the RTIO clock from the fiber.

The following clock resources should be available on Metlino to support this operation:

- Si5324 for 100->200MHz in root mode, and CDR jitter filtering in satellite mode.
- Si5324 free-running based on local XO for providing a CDR reference in satellite mode.

The Si5324 shall have its two clock outputs connected to a transceiver clock input (so that we can transmit back synchronously and at fixed latency) and to a general purpose clock input on the FPGA. Transceiver-fabric clock routing inside the FPGA is of poor quality, so we want to mitigate that.

The Metlino will be double-width and connected to its RTM to receive the 100MHz RTM clock (required in root mode).

16.2.2 Sayma

Sayma cards recover their RTIO clock from the backplane's transceiver link or - if they are stand-alone – from their SFP/SATA DRTIO transciever link. This requires the same hardware as the Metlino in root mode: Si5324 connected in the same way.

16.3 DRTIO

DRTIO (distributed real-time input/output) achieves three distinct things over a single high speed serial link:





- It transfers the RTIO clock
- It transfers the RTIO time. This means that it will designate a specific RTIO clock cycle as timestamp zero.
- It transfers data. Data consists of RTIO events (outputs or inputs) and low bandwidth non-realtime auxiliary traffic.

Note that the RTIO time (clock plus the cycle counter) is the primary and authoritative source of time in the ARTIQ tree. The RTIO clock is however not an extremely low noise clock that could serve as the sample clock in data conversion or as a base clock for picosecond level timestamping. Having another "better" clock do these tasks is not trivial since the alignment between such a sample clock and the RTIO clock is unknown. When data is transferred between the two clock domains it is undefined which RTIO cycle corresponds to which sample clock cycle.

16.4 JESD204 synchronization procedure

While JESD204B subclass 1 provides "fixed latency" for the data transfer between a converter (ADC or DAC) and the FPGA, this is fundamentally insufficient for DRTIO. We need more than just fixed latency. A JESD204B link has two deviceclocks: one for the converter and one for the FPGA. The SYSREF signal is used to designate which cycle of the faster of the two deviceclocks corresponds to the beginning of a cycle in the slower deviceclock. The slower deviceclock and SYSREF have an a priori unknown phase with respect to the RTIO clock.

Timestamping a certain sample to a specific RTIO cycle requires two things in addition to JESD204B subclass 1 deterministic latency:

- Reproducible alignment of the sample clock with the RTIO clock. This is guaranteed by fixed latencies in the DRTIO branch of the clocking (master oscillator -> MCH RTM -> Metlino -> AMC backplane DRTIO link -> Sayma AMC) and in the sample branch (master oscillator -> MCH RTM -> RF backplane -> Sayma RTM -> PLL -> clock distribution -> DAC/ADC). This also requires the backplane clock and the sample clock to be integer multiples of the RTIO clock.
- Reproducible alignment of SYSREF and the slower FPGA device clock to the RTIO clock. This is done actively.

The FPGA shall align SYSREF with designated RTIO clock edges. The alignment should be better than a DAC clock cycle and reproducible across reboots.

The FPGA first roughly aligns SYSREF within one cycle before a desired RTIO clock edge by asserting the synchronization signal of the clock chip, which resets its dividers. This alignment is optional and may have an uncertainty of several DAC clock cycles. It is only used to decrease the required scan range of the delay elements used in the next steps.

The FPGA then analyzes SYSREF by repeatedly sampling it with the RTIO clock while scanning a calibrated I/O input delay. This measures the SYSREF phase with a high precision.





The delay scan mechanism is limited by the resolution and stability of the scan element. The resolution must be significantly smaller than a DAC clock period. There are three delay elements available to perform the scan:

- IDELAYE3 in the FPGA. Uncertainty about PVT effects.
- Digital delay in the clock distribution chip. Infinite delay, low noise.
- Analog delay in the clock distribution chip (HMC704X only, not AD9516-1). Very fine and well calibrated, but too noisy to be used on a sample clock.

We plan to use the latter two elements for the scan.

The FPGA then rounds the phase to an integer multiple of sample clock cycles using previously stored fractional delay data (delay <- round(measured - fractional)) and stores the new fractional delay (fractional <- measured - delay). It now programs the digital phase shifters of the slower clocks (FPGA deviceclock and SYSREF) with the negative of the rounded delay value.

This technique can be implemented on the AD9154 FMC cards, using the digital delay of the AD9516-1 and IDELAYE3.

16.5 Sayma RTM clock chip connections

The HMC7044 has 14 outputs. We should use them for:

- DAC1 deviceclock
- DAC1 SYSREF
- DAC2 deviceclock
- DAC2 SYSREF
- ADC1 deviceclock
- ADC1 SYSREF
- ADC2 deviceclock
- ADC2 SYSREF
- FPGA SYSREF [with fine delay]
- FPGA MGT reference clock for DAC
- FPGA MGT reference clock for ADC
- additional outputs to FPGA, usable e.g. if we have problems with the recovered RTIO clock.





16.6 Clock constraints

16.6.1 Constraints

- t_RTIO = n * 1ns
 - period of the coarse RTIO clock
 - n integer to avoid rounding errors and beating between RTIO clock and user habit
 - n not necessarily a power of two
 - the same throughout the ARTIQ tree to avoid beating of channels
- t_DRTIO_link = n * 10 * t_RTIO with n being 1, 2, 4, 8
 - line period of the DRTIO link
 - due to 8b10b and parallel bus width
 - n not a power of two could work but looks impractical.
 - does not need to be the same **n** for each link
 - AMC backplane links can probably not to 10 GHz line rate but 5 GHz, fibers (SFP+) can
- t_SAWG_DATA = t_RTIO/

f_DAC/f_SAWG: {1, 2, 4, 8}
f_SAWG/f_RTIO: {1, 2, 4, 8}
f_RTIO/f_DRTIO: {10, 20, 40}
f_JESD_P/f_RTIO: {1, 2}
f_JESD/f_JESD_P: {40}

(GHz)	f_DAC	f_SAWG	f_JESD_P	f_JESD	f_RTIO	f_DRTIO
А	2.4	0.6	0.15	6	0.15	3
В	2	1	0.25	10	0.125	5
С	0.3	0.3	0.15	6	0.15	3





17 Housekeeping Signals

coppied from AMC

17.1 sensors

Temperature:

No	Addr.	placement	Type	Accuracy
IC8	0x4B	NOR Flash	LM75	+/- 2
IC34	0x49	FPGA	LM75	+/- 2
IC35	0x4A	Under SFPs	LM75	+/- 2
IC36	0x4F	power section	LM75	+/- 2
IC37	0x24	middle of the board	MAX664A	+/- 1

All temperature sensors are tied tohether to one I2C bus - I2C_SENS.

Current:

No	Addr.	placement	Type	Accuracy
IC27	0x40	RTM_P12V0	INA219	+/- 0.2%
IC28	0x41	FMC_P12V0	INA219	+/- 0.2%

All current sensors are tied to hether to one I2C bus - PM_I2C.

17.2 Safety interlocks

TBD OVERTEMPn





18 Power

18.1 Power supply

Coppied from AMC	
TBD voltage noise	

The 12V power can be connected either from AMC connector or from Stand alone power supply connected to Molex Connector(39-28-1043).

GND	GND
+12	+12

Maximum board(AMC+RTM module) power consumption estimate to 3A @ 12V.

Note: Please note that power consumption mostly depends from FPGA configuration.

- Input voltage range: 10.8-13.2 [V]
- The board needs active cooling. Approx. 20CFM in 20 C air.

18.2 Power configuration

18.2.1 Power map





voltages and currents		
P0V9	0.9V	10A
P0V95	0.95V	31mA
P1V0	1.0V	3A
P1V2	1.2V	0.6A
P1V5	1.5V	7.5A
P1V8	1.8V	1.6A
P3V3	3.3 V	2A
P3V3MP	3.3V	0.18A
P5V0	5.0V	0.5A

Maximum RTM voltages and currents		
P12V0	12V	3A
P3V3MP_RTM	3.3V	30mA

18.2.2 Exar parameters

Exar chip has 4 configurable outputs with configirable current limits. Channels 1, 3, 4 are power un on chip enable with 10ms delay. Channel 2 is power on 'EN_PSU_CH' signal.





18.2.3 Exar configuration

Exar chips are configured via I2C bus (MUX Port 5) or directly by connecting to W1 (call-out 28) header. For proper configuration **Exar Power Architect** in version **5.2-r1** is needed.

Exar Power Archtect 5.2-r1: https://www.exar.com/content/document.ashx?id=21632 Configuration files: https://github.com/m-labs/sinara/tree/master/EXAR_config Datasheet:https://www.exar.com/ds/xr77129_1a_120514.pdf Quick Start Guide: https://www.exar.com/files/powerxr/PA5-QSG_110_010614.pdf

Actual voltages and current consumption, temperature can be found in Chip Dashboard. There is also oportunity to adjust settings.





A Appendix

FPGA ball	FPGA signal	Signal on the board
A1	GND	GND
A2	MGTAVTT	MGTAVTT
A3	MGTPRXN1_216	RTM_FPGA_GTP_Rx1_N
A4	MGTPRXP1_216	RTM_FPGA_GTP_Rx1_P
A5	GND_3	GND
A6	MGTRREF_216	NC
A7	GND 4	GND
A8	GND 5	GND
A9	IO L3N TO DQS AD1N 15	CAL ADC MCLK1
A10	IO L5N TO AD9N 15	CAL ADC CSn
A11	GND 1	GND
A12	IO L7N T1 AD2N 15	MEZZ3 IO3
A13	IO L8P T1 AD10P 15	MEZZ3 IO4
A14	IO L8N T1 AD10N 15	MEZZ3 IO5
A15	IO L10N T1 AD11N 15	MEZZ3 IO9
A16	<u> </u>	
A17	IO L15N T2 DQS ADV B 15	HMC SPI SCLK
A18	$\overline{\text{GND}}$ 2	GND
B1	MGTPTXN3 216	RTM FPGA GTP Tx3C N
B2	MGTPTXP3 216	RTM FPGA GTP Tx3C P
B3	GND 7	GND
B4	MGTAVCC	MGTAVCC
B5	MGTREFCLK1N 216	CDR CLK CLEAN1 N
B6	MGTREFCLK1P 216	CDR CLK CLEAN1 P
B7	GND 8	GND
B8	GND 9	GND
B9	IO_L3P_T0_DQS_AD1P_15	CAL_ADC_MCLK2
B10	IO_L5P_T0_AD9P_15	CAL_ADC_SYNCn
B11	IO_L4N_T0_15	CAL_ADC_DIN
B12	IO_L7P_T1_AD2P_15	MEZZ3_IO2
B13	VCCO_15_1	P3V3F
B14	IO_L10P_T1_AD11P_15	MEZZ3_IO8
B15	IO_L9N_T1_DQS_AD3N_15	MEZZ3_IO7
B16	IO_L15P_T2_DQS_15	HMC_SPI_SDATA
B17	IO_L16N_T2_A27_15	USR_UART_N
B18	GND_6	GND
C1	MGTAVTT_1	MGTAVTT
C2	GND_11	GND
C3	MGTPRXN2_216	RTM_FPGA_GTP_Rx2_N
C4	MGTPRXP2_216	RTM_FPGA_GTP_Rx2_P
C5	MGTAVCC_1	MGTAVCC
C6	GND_12	GND
C7	GND_13	GND
C8	IO_L1N_T0_AD0N_15	HMC830_SPI_SEN
C9	IO_L2N_T0_AD8N_15	CAL_ADC_SCLK
C10	VCCO_15_2	P3V3F
C11	IO_L4P_T0_15	CAL_ADC_DOUT
C12	IO_L6N_T0_VREF_15	MEZZ3_IO1
C13	IO_L11N_T1_SRCC_15	MEZZ3_IO11
C14	IO_L9P_T1_DQS_AD3P_15	MEZZ3_IO6



0



C15	GND_10	GND
C16	IO_L16P_T2_A28_15	USR_UART_P
C17	IO_L18P_T2_A24_15	CLK_MEZZ_IO1
C18	IO_L18N_T2_A23_15	CLK_MEZZ_IO2
D1	MGTPTXN2_216	RTM_FPGA_GTP_Tx2C_N
D2	MGTPTXP2_216	RTM_FPGA_GTP_Tx2C_P
D3	GND_15	GND
D4	GND_16	GND
D5	MGTREFCLK0N_216	RTM_FPGA_GTP_CLKC_P
D6	MGTREFCLK0P_216	RTM_FPGA_GTP_CLKC_N
D7	GND_17	GND
D8	IO_L1P_T0_AD0P_15	HMC_SPI_GPIO
D9	IO_L2P_T0_AD8P_15	HMC_SPI_SDO
D10	IO_0_15	SI5324_INT_ALM
D11	IO_L6P_T0_15	MEZZ3_IO0
D12	GND_14	GND
D13	IO_L11P_T1_SRCC_15	MEZZ3_IO10
D14	IO_L12N_T1_MRCC_15	MEZZ3_IO13
D15	IO_L13N_T2_MRCC_15	MEZZ3_IO14
D16	IO_L14N_T2_SRCC_15	HMC7043_SLEN
D17	VCCO_15_3	P3V3F
D18	IO_L17N_T2_A25_15	CLK_MEZZ_IO0
E1	MGTAVTT_2	MGTAVTT
E2	GND_18	GND
E3	MGTPRXN0_216	RTM_FPGA_GTP_Rx0_N
E4	MGTPRXP0_216	RTM_FPGA_GTP_Rx0_P
E5	MGTAVCC_2	MGTAVCC
E6	GND_19	GND
E7	GND_20	GND
E8	CCLK_0	FPGA_CFG_CCLK
E9	GND_21	GND
E10	VCCO_0	P3V3F
E11	VCCBATT_0	P1V8F
E12	CFGBVS_0	NC
E13	IO_L12P_T1_MRCC_15	MEZZ3_IO12
E14	VCCO_15_4	P3V3F
E15	IO_L13P_T2_MRCC_15	NC
E16	IO_L14P_T2_SRCC_15	MEZZ3_IO15
E17	IO_L17P_T2_A26_15	SI5324_RST
E18	IO_L24N_T3_RS0_15	CLK_MEZZ_IO15
F1	MGTPTXN1_216	RTM_FPGA_GTP_Tx1C_N
F2	MGTPTXP1_216	RTM_FPGA_GTP_Tx1C_P
F3	MGTAVTT_3	MGTAVTT
F4	GND_24	GND
F5	MGTAVCC_3	MGTAVCC
F6	GND_25	GND
F7	VCCINT	P1V0
F8	TCK_0	TCK
F9	VCCINT_1	P1V0
F10	GND_22	GND
F11	VCCBRAM	VCCBRAM
F12	DONE_0	FPGA_CFG_DONE
F13	M2_0	NC



















M13 VCCAUX VCCAUX M14 IO_LSP_TI_D11_14 DIO5 M15 IO_LGN_TO_D08_VREF_14 DIO6 M16 IO_LTP_TI_D10_14 REC_CLOCK_N_1 M17 IO_LTN_TI_D10_14 REC_CLOCK_N_1 M18 GND_56 GND N1 IO_LIN_TI_SRCC_34 MEZZI_IO4 N3 IO_LIN_TI_SRCC_34 MEZZI_IO2 N4 IO_LIN_TI_SRCC_34 MEZZI_IO2 N5 GND_61 GND N6 IO_LSN_TI_34 MEZZ4_IO14 N7 GND 62 GND N8 VCCINT_15 PIV0 N9 GND_58 GND N11 GND 59 GND N12 VCCINT_14 PIV0 N13 GND_50 GND N14 IO_LSN_T1_DQS_14 DI03 N15 GND_60 GND N16 IO_LIPT1_MRC_34 MEZZI_IO6 P1 IO_LSN_T1_MRCC_34 MEZZI_IO6 P2 GND 65 GND <th>M12</th> <th>GND_55</th> <th>GND</th>	M12	GND_55	GND
M14 IO_LSP_TI_DI1_14 DI05 M15 IO_LSP_TI_D09_14 REC_CLOCK_P_1 M16 IO_L7P_TI_D09_14 REC_CLOCK_P_1 M17 IO_L7P_TI_D09_14 REC_CLOCK_P_1 M18 GND_56 GND N1 IO_L9P_T1_DQS_34 MEZZI_IO4 N3 IO_L1IN_T1_SRCC_34 MEZZI_IO3 N4 IO_L10N_T1_34 MEZZI_IO3 N5 GND_61 GND N6 IO_LSN_T1_34 MEZZI_IO14 N7 GND 62 GND N8 VCCINT_15 P1V0 N8 VCCINT_13 P1V0 N11 GND 59 GND N12 VCCINT_14 P1V0 N13 GND 59 GND N14 IO_LSN_T1_DQS_D13_14 DI02 N15 GND_60 GND N16 IO_L9N_T1_DQS_14 DI01 N16 IO_L9N_T1_DQS_34 MEZZI_I00 N17 IO_L9N_T1_MRC_34 MEZZI_I00 P1 IO_L10N_T1_MRCC_34	M13	VCCAUX_3	VCCAUX
M15 IO Len TO DO6 M16 IO LAP T1 D09 14 REC CLOCK P M17 IO LAP T1 D09 14 REC CLOCK P M18 GND 56 GND GND M D LIN T SCOCK SCOCK N M ZZZ IO LIN T SCOCK	M14	IO_L8P_T1_D11_14	DIO5
M16 IO_LTP_TI_D09_14 REC_CLOCK P_1 M17 IO_LTP_TI_D10_14 REC_CLOCK_N_1 M18 GND_56 GND N1 IO_LIN_TI_SRCC_34 MEZZ1_IO4 N2 IO_LIN_TI_SRCC_34 MEZZ1_IO2 N3 IO_LIN_T1_SRCC_34 MEZZ1_IO2 N4 IO_LIN_T1_34 MEZZ1_IO2 N5 GND_61 GND N6 IO_LSN_T1_34 MEZZ4_IO14 N7 GND 62 GND N8 VCCINT_15 P1V0 N9 GND_63 GND N11 GND_58 GND N12 VCCINT_14 P1V0 N13 GND 59 GND N14 IO_L9P_T1_DQS_14 DIO3 N15 GND 60 GND N16 IO_L9P_T1_DQS_14 DIO2 N18 IO_L10P_T1_D14_14 DIO1 P1 IO_L9N_T3_VREF_34 MEZZ1_IO6 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_IO6	M15	IO_L6N_T0_D08_VREF_14	DIO6
M17 IO_LTN_T1_D10_14 REC_CLOCK_N_1 M18 GND_56 GND N1 IO_J9P_T1_DQS_34 MEZZ1_I03 N3 IO_LIN_T1_SRCC_34 MEZZ1_I03 N4 IO_LIN_T1_SRCC_34 MEZZ1_I02 N5 GND_G1 GND N6 IO_LIN_T1_34 MEZZ4_I014 N7 GND_62 GND N8 VCCINT_15 P1V0 N9 GND_63 GND N10 VCCINT_13 P1V0 N11 GND 58 GND N12 VCCINT_14 P1V0 N13 GND 59 GND N14 IO_LSN_T1_DQS_D1_14 DIO2 N17 IO_L9N_T1_DQS_D1_14 DIO2 N18 IO_L10P_T1_DAS_34 MEZZ1_I06 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_I06 P4 IO_L12P_T1_MRCC_34 MEZZ1_I06 P4 IO_L12P_T3_34 MEZZ2_I03 P7 VCCO_34_2 P3'3F	M16	IO_L7P_T1_D09_14	REC_CLOCK_P_1
M18 GND_56 GND N1 IO_L9P_T1_DQS_34 MEZZI_IO3 N2 IO_L11P_T1_SRCC_34 MEZZI_IO3 N3 IO_L10N_T1_34 MEZZI_IO2 N5 GND_61 GND N6 IO_LSN_T1_34 MEZZI_IO14 N7 GND_62 GND N8 VCCINT_I5 PIV0 N9 GND_63 GND N10 VCCINT_I3 PIV0 N11 GND_58 GND N12 VCCINT_I4 PIV0 N13 GND 59 GND N14 IO_L9N_T1_D12_14 DI04 N15 GND 60 GND N16 IO_L9P_T1_DQS_D13_14 DI02 N17 IO_L9N_T1_DQS_34 MEZZI_IO0 P2 GND_65 GND P3 IO_L12N_T1_MCC_34 MEZZI_IO5 P4 IO_L19P_T3_34 MEZZ_IO3 P7 VCC0_34_2 P33F P8 GND_66 GND P10 <program_b_0< t<="" td=""><td>M17</td><td>IO L7N T1 D10 14</td><td>REC CLOCK N 1</td></program_b_0<>	M17	IO L7N T1 D10 14	REC CLOCK N 1
N1 IO_L9P_T1_DQS_34 MEZZ4_IO15 N2 IO_L1IN_T1_SRCC_34 MEZZ1_IO3 N3 IO_L10N_T1_34 MEZZ1_IO2 N5 GRD_61 GND N6 IO_LNN_T1_34 MEZZ4_IO14 N7 GND_62 GND N8 VCCINT_15 P1V0 N9 GND_63 GND N10 VCCINT_13 P1V0 N11 GND 58 GND N12 VCCINT_14 P1V0 N13 GND_59 GND N14 IO_L9P_T1_DQS_14 DI03 N15 GND GND N16 IO_L9P_T1_DQS_14 DI01 N18 IO_L10P_T1_DQS_34 MEZZ1_IO0 P2 GND 65 GND P3 IO_L12P_T1_MRCC_34 MEZZ1_IO5 P4 IO_L12P_T1_MRCC_34 MEZZ2_IO3 P5 IO_L19N_T3_X4 MEZZ2_IO3 P6 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F	M18	GND 56	GND
N2 IO_L1IN_T1_SRCC_34 MEZZ1_IO4 N3 IO_L1IP_T1_SRCC_34 MEZZ1_IO2 N4 IO_L10N_T1_34 MEZZ1_IO2 N5 GND_61 GND N6 IO_L8N_T1_34 MEZZ4_IO14 N7 GND_62 GND N8 VCCINT_15 P1V0 N9 GND_63 GND N10 VCCINT_14 P1V0 N11 GND_58 GND N12 VCCINT_14 D104 N13 GND_60 GND N14 IO_L9P_T1_D12_14 DIO4 N15 GND_60 GND N16 IO_L19P_T1_DQS_14 DIO2 N18 IO_L10P_T1_D14_14 DIO1 P1 IO_L12N_T1_MRCC_34 MEZZ1_I06 P3 IO_L12N_T1_MRCC_34 MEZZ1_I05 P5 IO_L19P_T3_34 MEZZ2_I03 P6 IO_L19P_T3_34 MEZZ2_I03 P7 VCCO_34_2 P3V3F P8 GND_66 GND	N1	- IO L9P T1 DOS 34	MEZZ4 IO15
N3 IO_L1IP_T1_SRCC_34 MEZZ1_IO3 N4 IO_L10N_T1_34 MEZZ1_IO2 N5 GND_61 GND N6 IO_L8N_T1_34 MEZZ4_IO14 N7 GND_62 GND N8 VCCINT_I5 P1V0 N9 GND_63 GND N10 VCCINT_13 P1V0 N11 GND_58 GND N12 VCCINT_14 P1V0 N13 GND_60 GND N14 IO_L9N_T1_DQS_14 DIO4 N15 GND_60 GND N16 IO_L9N_T1_DQS_114 DIO2 N18 IO_L10P_T1_DIA_14 DIO1 P1 IO_L9N_T1_DQS_34 MEZZ1_I06 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_I05 P4 IO_L12N_T1_MRCC_34 MEZZ1_I05 P5 IO_L19N_T3_XREF_34 MEZZ2_I03 P7 VCCO_34_2 P3V3F P8 GND_66 GND	N2	- IO L11N T1 SRCC 34	MEZZ1 IO4
N4 IO_LION_TI_34 MEZZI_IO2 N5 GND_61 GND N6 IO_L8N_TI_34 MEZZ4_IO14 N7 GND_62 GND N8 VCCINT_15 P1V0 N9 GND_63 GND N10 VCCINT_13 P1V0 N11 GND_58 GND N12 VCCINT_14 P1V0 N13 GND_60 GND N14 IO_L8N_T1_D12_14 DIO4 N15 GND_60 GND N16 IO_L9P_T1_DQS_14 DIO3 N17 IO_L9N_T1_DQS_14 DIO2 N18 IO_L10P_T1_DQS_34 MEZZ1_I00 P2 GND_65 GND P3 IO_L12N_TI_MRCC_34 MEZZ1_I05 P4 IO_L12P_T3_34 MEZZ1_I05 P5 IO_L19N_T3_VREF_34 MEZZ1_I05 P6 IO_L19P_T3_A4 MEZZ1_I03 P7 VCCO_34_2 P3V3F P8 GND_66 GND P10	N3	IO L11P T1 SRCC 34	MEZZ1 IO3
N5 GND_61 GND_61 N6 IO_L8N_T1_34 MEZZ4_I014 N7 GND_62 GND N8 VCCINT 15 P1V0 N9 GND_63 GND N10 VCCINT_13 P1V0 N11 GND_58 GND N12 VCCINT_14 P1V0 N13 GND_59 GND N14 IO_L8N_T1_D12_14 DIO4 N15 GND_60 GND N16 IO_L9P_T1_DQS_14 DIO2 N18 IO_L0P_T_DH_14 DIO1 P1 IO_L9N_T1_DQS_34 MEZZ1_I00 P2 GND_65 GND P3 IO_L12P_T1_MRCC_34 MEZZ1_I05 P4 IO_L19P_T3_34 MEZZ2_I03 P7 VCCO 34_2 P339F P8 GND_66 GND P11 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P13 VCCA	N4	<u>IO L10N T1 34</u>	MEZZI IO2
N6 ID_LSN_T1_34 MEZZ4_IO14 N7 GND_62 GND N8 VCCINT_15 PIV0 N9 GND_63 GND N10 VCCINT_13 PIV0 N11 GND_58 GND N12 VCCINT_14 PIV0 N13 GND_59 GND N14 IO_LSN_T1_D12_14 DIO4 N15 GND_60 GND N16 IO_L9P_T1_DQS_14 DIO3 N17 IO_J9N_T1_DQS_D13_14 DIO1 P1 IO_L10P_T1_D14_14 DIO1 P1 IO_L12N_T1_MRCC_34 MEZZ1_IO6 P3 IO_L12N_T1_MRCC_34 MEZZ2_IO3 P4 IO_L19P_T3_WREF_34 MEZZ2_IO3 P7 VCCO 34_2 P3V3F P8 GND_66 GND P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX	N5		GND
N7 GND_G2 GND_G1 N8 VCCINT_15 P1V0 N9 GND_G3 GND N10 VCCINT_13 P1V0 N11 GND_58 GND N12 VCCINT_14 P1V0 N13 GND_59 GND N14 IO_LSN_T1_D12_14 DIO4 N15 GND_60 GND N16 IO_L9P_T1_DQS_14 DIO3 N17 IO_L9N_T1_DQS_13_14 DIO2 N18 IO_L10P_T1_D14_14 DIO1 P1 IO_L9N_T1_DQS_34 MEZZ1_IO0 P2 GND_65 GND P3 IO_L12P_T1_MRCC_34 MEZZ2_IO4 P4 IO_L12P_T3_VREF_34 MEZZ2_IO3 P7 VCC0_34_2 P3V3F P8 GND_66 GND P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P13 VCCAIX_4 VCCAIX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P	N6	IO L8N T1 34	MEZZ4 IO14
Int One of the system N8 VCCINT_15 P1V0 N9 GND_63 GND N10 VCCINT_13 P1V0 N11 GND_58 GND N12 VCCINT_14 P1V0 N13 GND_59 GND N14 IO_L8N_T1_D12_14 DIO4 N15 GND_60 GND N16 IO_L9P_T1_DQS_D13_14 DIO2 N17 IO_L9N_T1_DQS_14 DIO1 P1 IO_L9P_T1_DIA_14 DIO1 P1 IO_L10P_T1_D14_14 DIO1 P1 IO_L10P_T1_MRCC_34 MEZZ1_IO0 P2 GND_65 GND P3 IO_L12P_T1_MRCC_34 MEZZ2_IO3 P4 IO_L19P_T3_34 MEZZ2_IO3 P5 IO_L19P_T3_A4 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P13	N7		GND
NO NO NO N9 GND GND N10 VCCINT_13 PIV0 N11 GND_58 GND N12 VCCINT_14 PIV0 N13 GND_59 GND N14 IO_LSN_T1_D12_14 DI04 N15 GND_60 GND N16 IO_LP_T1_DQS_14 DI03 N17 IO_L9N_T1_DQS_D13_14 DI02 N18 IO_L10P_T1_DQS_34 MEZZ1_I00 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_I06 P4 IO_L12P_T1_MRCC_34 MEZZ2_I04 P6 IO_L19P_T3_34 MEZZ2_I04 P6 IO_L19P_T3_A4 MEZZ2_I04 P6 IO_L19P_T3_A4 MEZZ2_I04 P6 IO_L19P_T3_A4 MEZZ2_I04 P6 IO_L19P_T1_ARCC_14 MEXT_INCC_14 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 PIV0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 <	N8	VCCINT 15	PIVO
N30 URD_13 URD_14 N10 VCCINT_13 PIV0 N11 GND_58 GND N12 VCCINT_14 PIV0 N13 GND_59 GND N14 IO_LSN_T1_D12_14 DI04 N15 GND_60 GND N16 IO_L9P_T1_DQS_D13_14 DI02 N17 IO_L9N_T1_DQS_34 MEZZ1_I00 P2 GND_65 GND N18 IO_L12P_T1_MRCC_34 MEZZ1_I06 P4 IO_L12P_T3_WREF_34 MEZZ2_I04 P5 IO_L19P_T3_VREF_34 MEZZ2_I03 P7 VCC0_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 PIV0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCNT_16 PIV0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L119_T1_SRCC_14 REF_CLK_SRC_SEL_1V8 P17 VCCO_14_1 PIV8F	NO		CND
N10 COUNT_13 TWO N11 GND_58 GND N12 VCCINT_14 P1V0 N13 GND_59 GND N14 IO_18N_T1_D12_14 DI04 N15 GND_60 GND N16 IO_L9P_T1_DQS_D13_14 DI02 N17 IO_L9N_T1_DQS_34 MEZZ1_100 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_105 P4 IO_L12P_T1_MRCC_34 MEZZ2_104 P6 IO_L19P_T3_34 MEZZ2_103 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F <td< td=""><td>N10</td><td>$\frac{\text{UCCINT}}{13}$</td><td>P1V0</td></td<>	N10	$\frac{\text{UCCINT}}{13}$	P1V0
N11 OND_{20} OND_{20} N12 VCCINT_14 PIV0 N13 GND_{59} GND N14 IO_LSN_T1_D12_14 DIO3 N15 GND_{60} GND N16 IO_L9P_T1_DQS_14 DIO3 N17 IO_L9N_T1_DQS_34 MEZZ1_IO0 P2 GND_{65} GND P3 IO_L12N_T1_MRCC_34 MEZZ1_IO5 P4 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_{66} GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_{64} GND P13 VCCAUX_4 VCCAUX P14 IO_L11P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P14 IO_L12P_T1_MRCC_34 MEZZ1_IO8 P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8	N10 N11		CND
N12 VCCINT_14 1140 N13 GND_59 GND N14 IO_L8N_T1_D12_14 DIO4 N15 GND_60 GND N16 IO_L9P_T1_DQS_D13_14 DIO2 N17 IO_L9N_T1_DQS_34 MEZZ1_IO0 P2 GND_65 GND P3 IO_L12P_T1_MRCC_34 MEZZ1_IO5 P4 IO_L12P_T1_MRCC_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 QND P14 IO_L12P_T1_MRCC_34 MEZZ1_IOS P15 IO_L10N_T1_DIS_14 DIO0 R1 IO_L10N_T1_SRCC_14 REF_CLK_SRC_SEL_1V8 P16 IO_L10N_T1_DIS_14 DIO0 R1 IO_L10N_T1_Z_MRCC_34 <t< td=""><td>N11 N12</td><td>$\frac{\text{GND}_{30}}{\text{VCCINT}_{14}}$</td><td></td></t<>	N11 N12	$\frac{\text{GND}_{30}}{\text{VCCINT}_{14}}$	
N14 IO $_{15}$ IO $_{11}$ DIO $_{11}$ N14 IO $_{15}$ GND $_{214}$ DIO $_{3}$ N15 GND $_{211}$ DIO $_{3}$ N16 IO $_{19}$ P1 $_{10}$ DS $_{11}$ N18 IO $_{110}$ P1 I IO $_{19}$ P1 $_{10}$ P2 GND $_{65}$ GND P3 IO $_{112}$ P1 I MEZZ1 $_{106}$ P4 IO $_{119}$ T1 $_{MRCC}$ MEZZ2 $_{104}$ P6 IO $_{119}$ T3 $_{VREF}$ MEZZ2 $_{103}$ P7 VCCO $_{34}$ P3 $_{35}$ P3 $_{35}$ P8 GND $_{66}$ GND P9 VCCINT $_{17}$ P1 $_{00}$ P10 PROGRAM $_{10}$ FPGA_CFG_PROGRAM $_{10}$ P12 GND $_{64}$ GND P13 VCCAUX $_{4}$ VCCAUX P14 IO $_{112}$ P1 $_{10}$ P15 IO $_{111}$ P1 $_{10}$ P16 IO $_{111}$ P1 $_{10}$ P16 IO $_{111}$ P1 $_{10}$ P17 VCCO $_{14}$ P1 $_{1$	N12 N12		CND
N14 ID_LON_ITI_DI2_I4 DIO4 N15 GND_60 GND N16 IO_LOP_TI_DQS_14 DIO3 N17 IO_LOP_TI_DI4_14 DIO1 P1 IO_LOP_TI_DQS_34 MEZZ1_IO0 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_IO5 P5 IO_L12P_T1_MRCC_34 MEZZ2_IO3 P6 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_I7 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11N_T1_SRCC_14 REF_CLK_SRC_SEL_1V8 P16 IO_L1N_T1_D15_14 DAC P17 VCCOU_1_1 P1V8F P18 IO_L10N_T1_D15_14 DI00 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO8 R2 IO_L14P_T2_SRCC_34	N13 N14	$- \frac{\text{GND}_{39}}{\text{IO} 18\text{N} \text{T1} \text{D19} 14}$	
N16 IO_L9P_T1_DQS_14 DIO3 N17 IO_L9P_T1_DQS_D13_14 DIO2 N18 IO_L10P_T1_D14_14 DIO1 P1 IO_L9N_T1_DQS_34 MEZZ1_IO0 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_IO5 P4 IO_L12P_T1_MRCC_34 MEZZ2_IO3 P5 IO_L19P_T3_34 MEZZ2_IO3 P6 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_I7 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L11P_T1_SRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11N_T1_SRCC_14 REF_CLK_SRC_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DIO0 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO7	N14 N15	$\frac{10_10_11_012_14}{0.000}$	CND
N10 ID_LIST_11_DQS_14 DIOS N17 IO_LI9N_T1_DQS_D13_14 DIO1 P1 IO_L10P_T1_D14_14 DIO1 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_IO6 P4 IO_L19P_T3_MRCC_34 MEZZ2_IO4 P6 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 P1V8F P16 IO_L11N_T1_D15_14 DIO0 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO8 R2 IO_L13P_T3_SACC_34 MEZZ1_IO7 R3 IO_L14P_T3_DQS_34 MEZZ1_IO7 <	N15 N16	$\frac{\text{GND}_{00}}{\text{IO} \text{ IOP T1 DOS 14}}$	
N17 I0_LI9N_11_DQS_J13_14 D102 N18 I0_L10P_T1_D14_14 DI01 P1 I0_L9N_T1_DQS_34 MEZZ1_I00 P2 GND_65 GND P3 I0_L12N_T1_MRCC_34 MEZZ1_I05 P5 I0_L19P_T3_VREF_34 MEZZ2_I03 P6 I0_L19P_T3_34 MEZZ2_I03 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 I0_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 I0_L11N_T1_DI5_14 DI00 R1 I0_L10N_T1_D15_14 DI00 R1 I0_L13N_T2_MRCC_34 MEZZ1_I07 R3 I0_L14P_T2_SRCC_34 MEZZ1_I07 R4 VCCO_34_3 P3V3F	N10 N17		DIO3
N18 ID_LINF_I1_DIA_14 DIOI P1 IO_L9N_T1_DQS_34 MEZZ1_IO0 P2 GND 65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_IO5 P4 IO_L12P_T1_MRCC_34 MEZZ2_IO4 P6 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DI00 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F	N10	$- IO_L9N_I1_DQ5_D15_14$	DIO1
P1 IO_LSN_11_DQS_34 MEZZ1_100 P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_I06 P4 IO_L12P_T1_MRCC_34 MEZZ2_I04 P6 IO_L19P_T3_34 MEZZ2_I03 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L10N_T1_D15_14 DAC P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_DXCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13N_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F	D1	$ 10_10P_11_D14_14 $	DIO1 ME771_IO0
P2 GND_65 GND P3 IO_L12N_T1_MRCC_34 MEZZ1_IO5 P4 IO_L12P_T1_MRCC_34 MEZZ1_IO5 P5 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO7 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO15 R6 IO_25_34 MEZZ2_IO9			MEZZI_IO0
P4 IO_L12P_T1_MRCC_34 MEZZ1_IO6 P4 IO_L12P_T1_MRCC_34 MEZZ1_IO5 P5 IO_L19N_T3_VREF_34 MEZZ2_IO4 P6 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DI00 R1 IO_L13P_T2_MRCC_34 MEZZ1_I07 R3 IO_L14P_T2_SRCC_34 MEZZ1_I09 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ1_I09 R4 VCCO_44_3 P3V3F R5 IO_L22P_T3_34 MEZZ2_I075 R6	P2	$\begin{array}{c c} GND_{00} \\ \hline \\ IO I 19N T1 MDCC 24 \\ \hline \end{array}$	GND MEZZ1_LO6
P4 IO_L12P_T1_MACC_34 MEZZ1_IO3 P5 IO_L19P_T3_VREF_34 MEZZ2_IO4 P6 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DI00 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ1_IO9 R4 VCCO_34_3 MEZZ1_IO9 R5 IO_L22P_T3_34 MEZZ2_IO7 <td>P3 D4</td> <td></td> <td>MEZZ1_100 MEZZ1_105</td>	P3 D4		MEZZ1_100 MEZZ1_105
P3 IO_LI9P_T3_34 MEZZ2_IO4 P6 IO_L19P_T3_34 MEZZ2_IO3 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DI00 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO8 R2 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10	P5		MEZZ1_105 MEZZ2_104
P6 IO_LISF_15_34 MEZZ2_103 P7 VCCO_34_2 P3V3F P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	F J D6		MEZZ2_104 MEZZ2_102
Pi VCCC_34_2 P3V3P P8 GND_66 GND P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	10 P7	$\frac{10_1191_13_34}{VCCO_24_2}$	
P3 GRVD_00 GRVD P9 VCCINT_17 P1V0 P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F			
P10 PROGRAM_B_0 FPGA_CFG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO8 R2 IO_L14P_T2_SRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ2_IO7 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	1 0 D0	VCCINT 17	D1V0
P10 PROGRAM_B_0 PPGA_CPG_PROGRAM_B P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P9 D10		FIVU EDCA CEC DDOCDAM D
P11 VCCINT_16 P1V0 P12 GND_64 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DI00 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO8 R2 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P10	VCCINT 16	
P12 GND_04 GND P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO8 R2 IO_L14P_T2_SRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	PII D10		P1V0 CND
P13 VCCAUX_4 VCCAUX P14 IO_L12P_T1_MRCC_14 RTM_MASTER_AUX_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13P_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P12	UCCALLY 4	
P14 IO_L12P_I1_MRCC_I4 RIM_MASTER_A0X_CLK_P P15 IO_L11P_T1_SRCC_14 REF_CLK_SRC_EXT_SEL_1V8 P16 IO_L11N_T1_SRCC_14 DAC_CLK_SRC_SEL_1V8 P17 VCCO_14_1 P1V8F P18 IO_L13N_T2_MRCC_34 MEZZ1_I08 R2 IO_L13P_T2_MRCC_34 MEZZ1_I07 R3 IO_L14P_T2_SRCC_34 MEZZ1_I09 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_I07 R6 IO_25_34 MEZZ2_I09 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P13	1000000000000000000000000000000000000	VULAUA
P15 IO_LIIP_II_SRCC_I4 REF_CLK_SRC_EXI_SEL_IV8 P16 IO_LI1N_T1_SRCC_I4 DAC_CLK_SRC_SEL_IV8 P17 VCCO_I4_1 PIV8F P18 IO_LI0N_T1_D15_14 DIO0 R1 IO_LI3P_T2_MRCC_34 MEZZ1_IO8 R2 IO_LI4P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P14	$10_L12P_11_MRCC_14$	RIM_MASIER_AUX_ULK_P
P16 IO_LIIN_II_SRCC_I4 DAC_CLK_SRC_SEL_IV8 P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO8 R2 IO_L14P_T2_SRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P15	IO_LIIP_II_SRUC_14	REF_CLK_SRC_EA1_SEL_IV8
P17 VCCO_14_1 P1V8F P18 IO_L10N_T1_D15_14 DIO0 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P16	IO_LIIN_TI_SRCC_I4	DAC_CLK_SRC_SEL_1V8
P18 IO_LI0N_T1_D15_14 DIO0 R1 IO_L13N_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P17		PIV8F
R1 IO_L13N_T2_MRCC_34 MEZZ1_IO8 R2 IO_L13P_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	P18	<u>IO_L10N_T1_D15_14</u>	DIOO
R2 IO_L13P_T2_MRCC_34 MEZZ1_IO7 R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	RI	IO_LI3N_T2_MRCC_34	MEZZI_IO8
R3 IO_L14P_T2_SRCC_34 MEZZ1_IO9 R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	R2	IO_L13P_T2_MRCC_34	MEZZI_IO7
R4 VCCO_34_3 P3V3F R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	R3	IO_L14P_T2_SRCC_34	MEZZ1_IO9
R5 IO_L21P_T3_DQS_34 MEZZ2_IO7 R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	R4	VCCO_34_3	P3V3F
R6 IO_25_34 MEZZ2_IO15 R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	R5	IO_L21P_T3_DQS_34	MEZZ2_IO7
R7 IO_L22P_T3_34 MEZZ2_IO9 R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	R6	10_25_34	MEZZ2_IO15
R8 TMS_0 TMS R9 GND_67 GND R10 VCCO_0_1 P3V3F	R7	<u> </u>	MEZZ2_IO9
R9 GND_67 GND R10 VCCO_0_1 P3V3F	R8	1'MS_0	(TMS
R10 VCCO_0_1 P3V3F	R9	GND_67	GND
	R10	VCCO_0_1	P3V3F





R11	M1_0	NC
R12	M0_0	NC
R13	IO_L19P_T3_A10_D26_14	DAC1_SPI_SDO
R14	VCCO 14 2	P1V8F
R15	IO L12N T1 MRCC 14	RTM MASTER AUX CLK N
R16	IO L14P T2 SRCC 14	RTM FPGA LVDS1 P
R17	IO L14N T2 SRCC 14	RTM FPGA LVDS1 N
R18	IO L15P T2 DOS RDWR B 14	RTM FPGA USR IO P
T1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P3V3F
T2	IO L14N T2 SRCC 34	MEZZ1 IO10
ТЗ	IO L17N T2 34	MEZZ2 IO0
T4	IO L17P T2 34	MEZZ1_IO15
Т5	IO L21N T3 DQS 34	MEZZ2 IO8
T6	GND 69	GND
T7	IO L22N T3 34	MEZZ2 IO10
T8	TDO_0	TDO
T9	TDU 0	TDI
T10	INIT B 0	FPGA CFG INIT B
T11	VCCO 14 3	P1V8F
T12	IO L22P T3 A05 D21 14	ADC2_CSB
T13	$\begin{array}{c} 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 $	DAC1 SPL SCLK
T14	$10 137 13 \text$	CDB CLK CLEAN2 P
T15	$\frac{10_1191_12_MRCC_14}{10_113N_T2_MRCC_14}$	CDB_CLK_CLEAN2_N
T16	GND 68	GND
T17	IO L16P T2 CSI B 14	BTM FPGA LVDS2 P
T18	$\frac{10_1101_12_001_D_14}{10_115N_T2_DOS_DOUT_CSO_B}$	IRTM FPGA USB IO N
U1	$\frac{10_11511_12_DQ5_D001_050_D}{10_11511_12_DQ5_34}$	MEZZI IO12
U2	IO $L15P$ T2 DOS 34	MEZZI IO11
U3	GND 71	GND
U4	IO L18P T2 34	MEZZ2 IO1
U5	$\begin{array}{c} 10 \\ 10 \\ 10 \\ 120 \\ 13 \\ 34 \\ \end{array}$	MEZZ2 IO6
U6	$\begin{array}{c} 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 $	MEZZ2 IO5
U7	$\begin{array}{c} 10 \\ 10 \\ 123P \\ 134 \\ 10 \\ 123P \\ 134 \\ 14 \\ 14 \\ 14 \\ 14 \\ 14 \\ 14 \\ 1$	MEZZ2 IO11
U8	VCCO 14 5	P1V8F
U9	IO L24P T3 A01 D17 14	ADC1_CSB
U10	IO 25 14	ADC1_SDIO
U11	IO L23P T3 A03 D19 14	ADC1 SYNC
U12	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADC2 SDIO
U13	GND 70	GND
U14	IO L20P T3 A08 D24 14	DAC1 SPI CSn
U15	IO L17P T2 A14 D30 14	DAC2 RESETN
U16	IO L17N T2 A13 D29 14	DAC1_TXEN1
U17	$\frac{10 _ 110 _ 12 _ 110 _ 220 _ 11}{10 _ 16N _ T2 _ A15 _ D31 _ 14}$	BTM FPGA LVDS2 N
U18	VCCO 14 4	P1V8F
V1	GND 72	GND
V2	IO L16N T2 34	MEZZ1 IO14
V3	IO L16P T2 34	MEZZ1 IO13
V4	$\begin{array}{c} 10 \\ 10 \\ 10 \\ 18 \\ 12 \\ 34 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 1$	MEZZ2 IO2
V5	VCCO 34 5	 P3V3F
V6	IO L23N T3 34	MEZZ2 IO12
V7	IO L24N T3 34	MEZZ2 IO14
V8	IO L24P T3 34	MEZZ2 IO13
V9	IO L24N T3 A00 D16 14	ADC2 PDWN
_ · •		





V10	GND_73	GND
V11	IO_L23N_T3_A02_D18_14	ADC1_SCLK
V12	IO_L21P_T3_DQS_14	ADC2_SYNC
V13	IO_L21N_T3_DQS_A06_D22_14	ADC2_SCLK
V14	IO_L20N_T3_A07_D23_14	DAC1_IRQn
V15	VCCO_14_6	P1V8F
V16	IO_L18P_T2_A12_D28_14	DAC1_TXEN0
V17	IO_L18N_T2_A11_D27_14	DAC1_SPI_SDIO
V18	GND_74	GND