

HIGH-VOLTAGE MIXED-SIGNAL IC

UC1638

160 x 240 4S STN LCD Controller-Driver



MP Specifications
Datasheet Revision: 1.1

IC Version: c_A
September 10, 2014

ULTRACHIP

The Coolest LCD Driver, Ever!!

TABLE OF CONTENT

Introduction	3
Ordering Information	4
Block Diagram	5
Pin Description.....	6
Recommended COG Layout.....	9
Control Registers	10
Command Summary	13
Command Description	15
LCD Voltage Setting.....	26
V _{LCD} Quick Reference.....	27
LCD Display Controls	29
ITO Layout Considerations	30
Host Interface	32
Display Data RAM.....	40
Reset & Power Management	44
MULTI-Time Program (MTP) NV Memory	48
MTP Operation for LCM Makers	49
ESD Consideration.....	54
Absolute Maximum Ratings	55
Specifications.....	56
AC Characteristics	57
Physical Dimensions	63
Alignment Mark Information.....	64
Pad Coordinates.....	65
Tray Information	71
Revision History	72

UC1638

*Single-Chip, Ultra-Low Power
160COM x 240SEG Matrix
Passive LCD Controller-Driver*

INTRODUCTION

UC1638c is an advanced high-voltage mixed-signal CMOS IC, especially designed for the display needs of low power hand-held devices.

This chip employs UltraChip's unique DCC (Direct Capacitor Coupling) driver architecture and FRM (Frame Rate Modulation) gray-shade modulation scheme to achieve near crosstalk free images, with well balanced gray shades.

In addition to low power COM and SEG drivers, UC1638c contains all necessary circuits for high-V LCD power supply, bias voltage generation, temperature compensation, timing generation and graphics data memory.

Advanced circuit design techniques are employed to minimize external component counts and reduce connector size while achieving extremely low power consumption.

MAIN APPLICATIONS

- Cellular Phones, battery operated hand held devices or portable Instruments

FEATURE HIGHLIGHTS

- Single chip controller-driver for 160x240 matrix STN LCD with 4 gray shades and B/W Mode.
- A software-readable ID pin to support configurable vendor identification.
- Partial scroll function and programmable data update window to support flexible manipulation of screen data.
- Support both page ordered and column ordered display buffer RAM access.
- Support industry standard 4-wire (S9), 3-wire (S8), and 2-wire (I^2C) serial interface and 8-bit parallel bus (8080 or 6800).

- Special driver structure and gray shade modulation scheme. Consistent low power consumption under all display patterns.
- Fully programmable Mux Rate, partial display window, Bias Ratio and Line Rate allow many flexible power management options.
- Four software programmable frame rates. Support the use of fast Liquid Crystal material for speedy LCD response.
- Software programmable 5 temperature compensation coefficients.
- Self-configuring 10x charge pump with on-chip pumping capacitors. Only 3/5 external capacitors are required to operate.
- Flexible data addressing/mapping schemes to support wide ranges of software models and LCD layout placements.
- Very low pin count (9~10 pins with S8, S9 or I^2C) allows exceptional image quality in COG format on conventional ITO glass.
- Many on-chip and I/O pad layout features to support optimized COG applications.
- V_{DD} (digital) range (Typ.) : 1.8V ~ 3.3V
 $V_{DD2/3}$ (analog) range (Typ.) : 2.8V ~ 3.3V
LCD V_{OP} range: 6.3V ~ 17.49V
- MTP trimming available to support precise LCD contrast matching.
- Suitable ACF size: 3 μ M or 4 μ M
- Available in gold bump dies
Bump pitch: 27 μ M
Bump gap: 12 μ M \pm 3 μ M
Bump surface: 2,025 μ M²

ORDERING INFORMATION

Part Number	MTP	I ² C	Description
UC1638cGAA	Yes	Yes	Gold bumped die, Bump Height: 12uM
UC1638cGBA	Yes	Yes	Gold bumped die, Bump Height: 15uM

General Notes

APPLICATION INFORMATION

For improved readability, the specification contains many application data points. When application information is given, it is advisory and does not form part of the specification for the device.

USE OF I²C

The implementation of I²C is already included and tested in all silicon.

BARE DIE DISCLAIMER

All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing. There is no post waffle saw/pack testing performed on individual die. Although the latest processes are utilized for wafer sawing and die pick-&-place into waffle pack carriers, UltraChip has no control of third party procedures in the handling, packing or assembly of the die. Accordingly, it is the responsibility of the customer to test and qualify their applications in which the die is to be used. UltraChip assumes no liability for device functionality or performance of the die or systems after handling, packing or assembly of the die.

MTP LIGHT SENSITIVITY

The MTP memory cell is sensitive to photon excitation. Under extended exposure to strong ambient light, the MTP cells can lose its content before the specified memory retention time span. The system designer is advised to provide proper light shields to realize full MTP content retention performance.

LIFE SUPPORT APPLICATIONS

These devices are not designed for use in life support appliances, or systems where malfunction of these products can reasonably be expected to result in personal injuries. Customer using or selling these products for use in such applications do so at their own risk.

CONTENT DISCLAIMER


UltraChip believes the information contained in this document to be accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by UltraChip for its use, nor for infringement of patents or other rights of third parties. No part of this publication may be reproduced, or transmitted in any form or by any means without the prior consent of UltraChip Inc. UltraChip's terms and conditions of sale apply at all times.

CONTACT INFORMATION

ULTRACHIP INC. (Headquarter)
4F, No. 618, Recom Road,
Neihu District, Taipei 114,
Taiwan, R. O. C.

Tel: +886 (2) 8797-8947
Fax: +886 (2) 8797-8910
Sales e-mail: sales@ultrachip.com
Web site: http://www.ultrachip.com

BLOCK DIAGRAM




PIN DESCRIPTION

Pin Name (Pad Name)	Type	# of Pins	Description
MAIN POWER SUPPLY			
V _{DD} V _{DD2} V _{DD3}	PWR	14 14 5	<p>V_{DD} is the digital power supply and it should be connected to a voltage source that is no higher than V_{DD2}/V_{DD3}. V_{DD2}/V_{DD3} is the analog power supply and it should be connected to the same power source.</p> <p>Please maintain the following relationship: $V_{DD} + 1.3V \geq V_{DD2/3} \geq V_{DD}$</p> <p>Minimize the trace resistance for V_{DD} and V_{DD2}/V_{DD3}.</p>
V _{SS} V _{SS2}	GND	17 14	<p>Ground. Connect V_{SS} and V_{SS2} to the shared GND pin.</p> <p>Minimize the trace resistance for this node.</p>
V _{DDX}		5	<p>Auxiliary V_{DD}. This pin is connected to the main V_{DD} bus within the IC. It's provided to facilitate chip configurations in COG application.</p> <p>There's no need to connect V_{DDX} to main V_{DD} externally and it should <u>NOT</u> be used to provide V_{DD} power to the chip.</p>
LCD POWER SUPPLY & VOLTAGE CONTROL			
V _{A0+} , V _{A0-} V _{A1+} , V _{A1-} V _{B0+} , V _{B0-} V _{B1+} , V _{B1-}	PWR	3, 3 3, 3 3, 3 3, 3	<p>LCD Bias Voltages. These are the voltage sources to provide SEG driving currents. These voltages are generated internally. Connect capacitors of C_{AX} / C_{BX} of values between V_{AX+}~V_{AX-} / V_{BX+}~V_{BX-}, respectively.</p> <p>The resistance of these traces directly affects the driving strength of SEG electrodes and impacts the image of the LCD module. Minimize the trace resistance is critical in achieving high quality image.</p>
V _{LCDIN} V _{LCDOUT}	PWR	4 5	<p>High voltage LCD Power Supply.</p> <p>Capacitor C_L should be connected between V_{LCDOUT} and V_{SS}. When C_L is used, keep the trace resistance under 70Ω.</p> <p>When using internal pump, connect V_{LCDIN} and V_{LCDOUT} together.</p> <p>When using external pump, connect V_{LCDIN} to external power and connect a capacitor between V_{LCDOUT} and V_{SS}.</p>
NOTE			
<ul style="list-style-type: none"> Recommended capacitor values: C_{AX}, C_{BX}: For panels of 3-inch or smaller, use 2.2uF capacitor; For panels bigger than 3 inches, use 5μF capacitor or higher. (Capacitor size depends on panel capacitance loading and actual image performance.) C_L: 330nF (25V) is appropriate for most applications. 			
<ul style="list-style-type: none"> To avoid the correction of digital signals being affected by the charging/discharging of V_{AX} or V_{BX}, do not overlay C_{AX}, C_{BX} with the digital layout while FPC wiring. 			

Pin Name (Pad Name)	Type	# of Pins	Description																																													
HOST INTERFACE																																																
BM0 BM1 (BM_pad<0> BM_pad<1>)	I	2	<p>Bus mode: The interface bus mode is determined by BM[1:0] and DB[1]:</p> <table border="1"> <thead> <tr> <th>Mode</th> <th>BM[1:0]</th> <th>DB[1]</th> </tr> </thead> <tbody> <tr> <td>8080 (8-bit)</td> <td>10</td> <td>Data</td> </tr> <tr> <td>6800 (8-bit)</td> <td>11</td> <td>Data</td> </tr> <tr> <td>4-wire SPI w/ 8-bit token (S8)</td> <td>00</td> <td>0</td> </tr> <tr> <td>3-wire SPI w/ 9-bit token (S9)</td> <td>01</td> <td>1</td> </tr> <tr> <td>2-wire SPI (I²C)</td> <td>00</td> <td>1</td> </tr> </tbody> </table>	Mode	BM[1:0]	DB[1]	8080 (8-bit)	10	Data	6800 (8-bit)	11	Data	4-wire SPI w/ 8-bit token (S8)	00	0	3-wire SPI w/ 9-bit token (S9)	01	1	2-wire SPI (I ² C)	00	1																											
Mode	BM[1:0]	DB[1]																																														
8080 (8-bit)	10	Data																																														
6800 (8-bit)	11	Data																																														
4-wire SPI w/ 8-bit token (S8)	00	0																																														
3-wire SPI w/ 9-bit token (S9)	01	1																																														
2-wire SPI (I ² C)	00	1																																														
CS0 CS1 (CS_pad<0> CS_pad<1>)	I	2	Chip Select. Chip is selected when CS1="H" and CS0 = "L". When the chip is not selected, DB[7:0] will be high impedance.																																													
RST (RST_pad)	I	2	<p>When RST="L", IC is in RESET state and all control registers are re-initialized to their default states.</p> <p>An RC Filter has been included on-chip. There is no need for external RC noise filter.</p>																																													
CD (CD_pad)	I	2	Select Control data or Display data for read/write operation. "L": Control data "H": Display data In S9 mode, this pin is not used. Connect it to Vss.																																													
ID (ID_pad)	I	2	ID pin is for production control. The connection will affect the content of PID when using the Get Status command. Connect to V _{DD} for "H" or V _{SS} for "L".																																													
WR0 WR1 (WR_pad<0> WR_pad<1>)	I	2	WR[1:0] controls the read/write operation of the host interface. See section <i>Host Interface</i> for more detail. In parallel mode, WR[1:0] meaning depends on whether the interface is in the 6800 mode or the 8080 mode. In serial interface modes, these two pins are not used, connect them to V _{SS} .																																													
DB7~DB0 (DATA_pad<7> ~ DATA_pad<0>)	I/O	2x8	<p>Bi-directional bus for both serial and parallel host interfaces.</p> <p>In serial modes, connect DB[0] to SCK, DB[3] to SDAI for write and DB[5:4] to SDAO for read. SDAI and SDAO may be connected together if necessary.</p> <table border="1"> <thead> <tr> <th></th> <th>D7</th> <th>D6</th> <th>D5</th> <th>D4</th> <th>D3</th> <th>D2</th> <th>D1</th> <th>D0</th> </tr> </thead> <tbody> <tr> <td>8-bit (BM=1x)</td> <td align="center" colspan="8">DB[7:0]</td></tr> <tr> <td>S8 (BM=00)</td> <td>ACK *</td> <td>ACK *</td> <td>SDAO</td> <td>SDAO</td> <td>SDAI</td> <td>-</td> <td>0</td> <td>SCK</td> </tr> <tr> <td>S9 (BM=01)</td> <td>ACK *</td> <td>ACK *</td> <td>SDAO</td> <td>SDAO</td> <td>SDAI</td> <td>-</td> <td>1</td> <td>SCK</td> </tr> <tr> <td>I²C (BM=00)</td> <td>-</td> <td>-</td> <td>SDAO</td> <td>SDAO</td> <td>SDAI</td> <td>-</td> <td>1</td> <td>SCK</td> </tr> </tbody> </table> <p>Connect unused pins to V_{SS}.</p> <p>* Leave it open if not used.</p>		D7	D6	D5	D4	D3	D2	D1	D0	8-bit (BM=1x)	DB[7:0]								S8 (BM=00)	ACK *	ACK *	SDAO	SDAO	SDAI	-	0	SCK	S9 (BM=01)	ACK *	ACK *	SDAO	SDAO	SDAI	-	1	SCK	I ² C (BM=00)	-	-	SDAO	SDAO	SDAI	-	1	SCK
	D7	D6	D5	D4	D3	D2	D1	D0																																								
8-bit (BM=1x)	DB[7:0]																																															
S8 (BM=00)	ACK *	ACK *	SDAO	SDAO	SDAI	-	0	SCK																																								
S9 (BM=01)	ACK *	ACK *	SDAO	SDAO	SDAI	-	1	SCK																																								
I ² C (BM=00)	-	-	SDAO	SDAO	SDAI	-	1	SCK																																								

Pin Name (Pad Name)	Type	# of Pins	Description
HIGH VOLTAGE LCD DRIVER OUTPUT			
SEG1 ~ SEG240 (SEG_pad<1> ~ SEG_pad<240>)	HV	240	SEG (column) driver outputs. Support up to 240 pixels. Leave unused drivers open-circuit.
COM1 ~ COM160 (COM_pad<1> ~ COM_pad<160>)	HV	160	COM (row) driver outputs. Support up to 160 rows. Leave unused COM drivers open-circuit.
Note:			
Several control registers will specify "0 based index" for COM and SEG electrodes. In those situations, COM _x or SEG _x will correspond to index <u>x</u> -1, and the value ranges for those index registers will be 0~159 for COM and 0~239 for SEG.			
MISC. PINS			
POR_DIS (POR_DIS_pad)	I	2	Power-ON reset control. Connect POR_DIS to V _{DD} for "H"; to V _{SS} for "L". "L": Power-ON Reset Enabled "H": Power-ON Reset Disabled
TST2	I/O	2	Test I/O pin for UltraChip's use only. Leave it open during normal use.
TST4	I	5	Test control. This pin has on-chip pull-up resistor. Leave it open during normal operation. TST4 is also used as one of the high voltage programming power supply for MTP operation. For COG design with MTP options, please wire out TST4 with an ITO trace resistance 30 ~ 70 Ω. Drag TST4 to the FPC as a test point, and insulate it after programming.
Dummy	-	4	Dummy pins are NOT connected inside the IC.
Note: RL: 3.3MΩ ~ 10MΩ to act as a draining circuit when VDD is shut down abruptly.			

RECOMMENDED COG LAYOUT

NOTES FOR V_{DD} WITH COG:

The typical operation condition of UC1638c, $V_{DD}=2.8V$, should be met under all operating conditions. Unless V_{DD} and $V_{DD2/3}$ ITO trances can each be controlled to be 20Ω or lower; $V_{DD}-V_{DD2/3}$ separation can cause the actual on-chip V_{DD} drop to below 2.7V during high speed data-write condition. Therefore, for COG, $V_{DD}-V_{DD2/3}$ separation requires very careful ITO layout and very stringent testing before MP.

CONTROL REGISTERS

UC1638c contains registers which control the chip operation. These registers can be modified by commands. The following table is a summary of the control registers, their meanings and their default values. Commands supported by UC1638c will be described in the next two sections: Command Table and Command Description.

Name: The Symbolic reference of the register.

Note that some symbol names refer to bits (flags) within another register.

Default: Numbers shown in **Bold** font are default values after System-Reset.

Name	# of Bits	Default	Description
SL	8	00H	Scroll Line. Scroll the displayed image up by SL rows. The valid SL value is between 0 (no scrolling) and 159. Setting SL outside of this range causes undefined effect on the displayed image.
CR	8	00H	Returned Column Address. Useful for cursor implementation.
CA	8	00H	Column Address of Display Data RAM (Used in Host for Display Data RAM access. Value range: 0 ~ 239)
PA	6	00H	Page Address of Display Data RAM (Used in Host to access Display Data RAM. Value range: 0 ~ 39) When DC[4:3]=10b PA[5] : select Write Pattern 0 or 1 PA[4:0] : set SRAM page address When DC[4:3]=00b PA[5:0] : set SRAM page address
BR	2	3H	Bias Ratio. The ratio between V_{LCD} and V_{BIAS} . 00b: 6 01b: 10 10b: 11 11b: 12
TC	3	4H	Temperature Compensation (per $^{\circ}\text{C}$) 000b: -0.00% 101b: -0.10% 100b: -0.05% 111b: -0.20% 110b: -0.15%
PM	8	54H	Electronic Potentiometer to fine tune V_{BIAS} and V_{LCD}
PC	1	1H	Power Control. 0b: External V_{LCD} 1b: Internal V_{LCD} (10x charge pump)
DC	6	08H	Display Control: DC[0]: PXV: Pixels Inverse. Bit-wise data inversion. (Default 0: OFF) DC[1]: APO: All Pixels ON (Default 0: OFF) DC[2]: Display ON/OFF (Default 0: OFF) DC[3]: Gray Shade and B/W mode 0b: B/W Mode 1b: 4-Shade Mode DC[4]: Input type for On/Off mode 0b: 2 bits per pixel 1b: 1 bit per pixel DC[5]: Display pattern selection 0b: Pattern 0 1b: Pattern 1 (Enabled only when On/Off mode and DC[4]=1)
AC	5	01H	Address Control: AC[0]: WA: Automatic column/page Wrap Around (Default 1: ON) AC[1]: Auto-Increment order 0 : Column (CA) first 1 : Row (PA) first AC[2]: RID: PA (Page Address) auto increment direction (0 : +1 1 : -1) AC[3]: Window Program Enable 0 : Disable 1 : Enable AC[4]: CUM – Cursor Update Mode. (Default 0:OFF) When CUM=1, CA increase on Write only

Name	# of Bits	Default	Description																												
LC	9	098H	<p>LCD Control:</p> <p>LC[0]: MX, Mirror X. SEG/Page_C sequence inversion (Default: OFF)</p> <p>LC[1]: MY, Mirror Y. COM/Row sequence inversion (Default: OFF)</p> <p>LC[3:2]: Line Rate (= Frame-Rate * Mux-Rate)</p> <table> <tr><td>00b: 17.5 Kbps</td><td>01b: 21.3 Kbps</td></tr> <tr><td>10b: 26.0 Kbps</td><td>11b: 31.7 Kbps</td></tr> </table> <p>Line Rate (for On/Off mode):</p> <table> <tr><td>00b: 8.6 Kbps</td><td>01b: 10.5 Kbps</td></tr> <tr><td>10b: 12.8 Kbps</td><td>11b: 15.6 Kbps</td></tr> </table> <p>(Kbps: Kilo-line-per-second)</p> <p>LC[7:4]: Gray-Shade control.</p> <table> <tr><th>LC[7:6]</th><th>Gray-shade2</th><th>LC[5:4]</th><th>Gray-shade 1</th></tr> <tr><td>00</td><td>3</td><td>00</td><td>1</td></tr> <tr><td>01</td><td>4</td><td>01</td><td>2</td></tr> <tr><td>10</td><td>5</td><td>10</td><td>3</td></tr> <tr><td>11</td><td>6</td><td>11</td><td>4</td></tr> </table> <p>LC[8]: Partial Display Control</p> <p>0b: Disable Mux-Rate = CEN+1 (DST, DEN not used) 1b: Enabled Mux-Rate = DEN-DST+1</p>	00b: 17.5 Kbps	01b: 21.3 Kbps	10b: 26.0 Kbps	11b: 31.7 Kbps	00b: 8.6 Kbps	01b: 10.5 Kbps	10b: 12.8 Kbps	11b: 15.6 Kbps	LC[7:6]	Gray-shade2	LC[5:4]	Gray-shade 1	00	3	00	1	01	4	01	2	10	5	10	3	11	6	11	4
00b: 17.5 Kbps	01b: 21.3 Kbps																														
10b: 26.0 Kbps	11b: 31.7 Kbps																														
00b: 8.6 Kbps	01b: 10.5 Kbps																														
10b: 12.8 Kbps	11b: 15.6 Kbps																														
LC[7:6]	Gray-shade2	LC[5:4]	Gray-shade 1																												
00	3	00	1																												
01	4	01	2																												
10	5	10	3																												
11	6	11	4																												
NIV	7	00H	<p>N-line Inversion:</p> <p>NIV[5:0]: 00000b: Disable Inversion Function 000001b~1010000b: Invert every 2~64 lines</p> <p>NIV[6]: 0b: no-XOR 1b: XOR</p>																												
CSF	1	0H	COM Scan Function 0: Interlace Scan 1: Progressive Scan																												
CEN DST DEN	8 8 8	9FH 00H 9FH	<p>COM scanning end (last COM with full line cycle, 0 based index)</p> <p>Display start (first COM with active scan pulse, 0 based index)</p> <p>Display end (last COM with active scan pulse, 0 based index)</p> <p>Please maintain the following relationship: CEN = the actual number of pixel rows on the LCD - 1 CEN >= DEN >= DST+9</p>																												
WPC0	8	00H	Window program starting column address. Value range: 0 ~239 .																												
WPP0	6	00H	Window program starting Page Address. Value range: 0~39 . When DC[4:3]=10b, Value range: 0~19																												
WPC1	8	EFH	Window program ending column address. Value range: 0~239 .																												
WPP1	6	27H	Window program ending Page Address. Value range: 0~39 . When DC[4:3]=10b, Value range: 0~19. (Default : 13H)																												
MTPC	5	10H	<p>MTP Programming Control:</p> <p>MTPC[2:0] : MTP command</p> <ul style="list-style-type: none"> 000 : Idle 001 : Read 010 : Erase 011 : Program 1xx : For UltraChip use only. <p>MTPC[3] : MTP Enable (auto clear after MTP command action done)</p> <p>MTPC[4] : Use/Ignore MTP value. 0: Ignore 1: Use</p>																												
MTPM	6	00H	MTP Write Mask. Bit = 1: program, Bit = 0: no action .																												
RV	8	00H 96H	MTP-Read PM For MTP-read or MTP-erase, set VLCD = 6.3V and BR = 00b For MTP-program, set VLCD = 8V and BR = 00b																												
WV	8	46H	MTP-Program / MTP-Erase PM (VLCD = 13V with BR = 10b)																												

Name	# of Bits	Default	Description
RT	8	03H	MTP-Read Timer (35mS when default Frame Rate)
WT	8	40H	MTP-Program / MTP-Erase Timer (200mS when default Frame Rate)
APC0~5 [7:0]	8x6	N/A	Advanced Product Configuration. For UltraChip only. Do <u>NOT</u> use.
Status Register			
POR	1	PIN	Access the connected status of POR_dis pin. 1/0 : disable/enable POR
MX, MY	1, 1		MX : Mirror X, that is LC[0]. MY : Mirror Y, that is LC[1].
PID	1	PIN	Access the connected status of ID pin.
DE	1		DE : display enabled.
WS	1	-	MTP Operation Succeeded
MD	1	-	MTP option flag: 1 for MTP version, 0 for non-MTP version.
MS	1	-	MTP programming in-progress
Ver	2		Ver : IC version. Default : 00b
PMO	6	00H	PM offset. PMO[5]=1: The effective PM value, PMV = PM - PMO[4:0] PMO[5]=0: The effective PM value, PMV = PM + PMO[4:0]

Ultrachip Confidential!

No	Command	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Action	Default
32.	Set Window Programming Starting Column Address	0	0	1	1	1	1	0	1	0	0	Set WPC0[7:0]	0
		1	0	#	#	#	#	#	#	#	#		
33.	Set Window Programming Starting Page Address	0	0	1	1	1	1	0	1	0	1	Set WPP0[5:0]	0
		1	0	0	0	#	#	#	#	#	#		
34.	Set Window Programming Ending Column Address	0	0	1	1	1	1	0	1	1	0	Set WPC1[7:0]	239
		1	0	#	#	#	#	#	#	#	#		
35.	Set Window Programming Ending Page Address	0	0	1	1	1	1	0	1	1	1	Set WPP1[5:0]	39
		1	0	0	0	#	#	#	#	#	#		
36.	Enable Window Program	0	0	1	1	1	1	1	0	0	#	Set AC[3]	0: Disable
37.	Set MTP Operation control (double-byte command)	0	0	1	0	1	1	1	0	0	0	Set MTPC[4:0]	10H
		1	0	0	0	0	#	#	#	#	#		
38.	Set MTP Write Mask (double-byte command)	0	0	1	0	1	1	1	0	0	1	Set MTPM[5:0]	00H
		1	0	0	0	#	#	#	#	#	#		
39.	Set MTP Read Potentiometer	0	0	1	1	1	1	1	0	1	0	Set RV[7:0] (BR=00b)	00H
		1	0	#	#	#	#	#	#	#	#		
40.	Set MTP Program/Erase Potentiometer	0	0	1	1	1	1	1	0	1	1	Set WV[7:0] (BR=10b)	46H
		1	0	#	#	#	#	#	#	#	#		
41.	Set MTP Write Timer (double-byte command)	0	0	1	1	1	1	1	1	0	0	Set WT[7:0]	40H
		1	0	#	#	#	#	#	#	#	#		
42.	Set MTP Read Timer (double-byte command)	0	0	1	1	1	1	1	1	0	1	Set RT[7:0]	03H
		1	0	#	#	#	#	#	#	#	#		

Warning: Any bit patterns other than the commands listed above may result in undefined behavior.

Notes:

- (1) Any bit patterns other than the commands listed above may result in undefined behavior.
- (2) The interpretation of commands (37)~(42) depends on register MTPC[3].
- (3) After MTP-ERASE or MTP-PROGRAM operation, before resuming normal operation, please always
 - a) Remove TST4 power source,
 - b) Do a full VDD ON-OFF-ON cycle.

COMMAND DESCRIPTION

C/D: 0: Control, 1: Data **W/R:** 0: Write Cycle, 1: Read Cycle **D7-D0:** # : Useful Data bits -: Don't Care

(1) WRITE DATA TO DISPLAY MEMORY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Write data (multiple-byte command)	0	0	0	0	0	0	0	0	0	1
	1	0								8-bit data write to SRAM
	:	:								:

(2) READ DATA FROM DISPLAY MEMORY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Read data (multiple-byte command)	0	0	0	0	0	0	0	0	1	0
	1	1								8-bit data from SRAM
	:	:								:

Write/Read Data Byte (command 1, 2) operation uses internal Page Address register (PA) and Column Address register (CA). Four rows of LCD pixel image are defined as one row in SRAM. Each column of pixel corresponds to one column of SRAM data. PA and CA registers can be programmed by issuing Set Page Address and Set Column Address commands. If wrap-around (WA, AC[0]) is OFF (0), CA will stop increasing after reaching the CA boundary, and system programmers need to set the values of PA and CA explicitly. If WA is ON (1), when CA reaches end of column address, CA will be reset to 0 and PA will be increased or decreased, depending on the setting of Page Increment Direction (PID, AC[2]). When PA reaches the boundary of RAM (i.e. PA = 0 or 39), PA will be wrapped around to the other end of RAM and continue.

After issuing command 1 or 2, multiple bytes of data may be written or read, respectively, until next command is input. For 8-bit interface, the first cycle of read is a dummy read. Please ignore the data read out.

(3) GET STATUS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Get Status (triple-byte command)	0	0	0	0	0	0	0	0	1	1
	1	1	POR	MX	MY	PID	DE	WS	MD	MS
	1	1	Ver[1:0]						PMO[5:0]	

Status 1 definitions:

POR: Power-On-Reset status of accessing to POR_DIS pin. (0: POR enabled, 1: POR disabled)

MX: Status of register LC[0], mirror X.

MY: Status of register LC[1], mirror Y.

PID: Provide connection status of accessing to ID pin.

DE: Display enable flag. DE=1 when display is enabled

WS: MTP Command Succeeded

MD: MTP Option (1 : MTP version, 0 : non-MTP version)

MS: MTP action status

Status 2 definitions:

Ver[1:0]: IC Version Code, 00 ~ 11. Default: 00

PMO[5:0]: PM offset value.

If multiple Get_Status commands are issued consecutively within one single CD 1⇒0⇒1 transaction, the Get_Status command will return {Status1, Status2, Status1, Status2, Status1..} alternately.

(4) SET COLUMN ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Column Address CA[7:0] (double-byte command)	0	0	0	0	0	0	0	1	0	0

Set SRAM column address for read/write access. Each CA corresponds to one individual SEG electrode.

CA value range: 0~239 (Default: 0)

(5) SET TEMPERATURE COMPENSATION

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Temperature Comp. TC[2:0]	0	0	0	0	1	0	0	TC2	TC1	TC0

Set V_{BIAS} temperature compensation coefficient (%-per-degree-C)

TC[2:0]	Temperature Compensation
000b	-0.00% per °C
100b (Default)	-0.05% per °C
101b	-0.10% per °C
110b	-0.15% per °C
111b	-0.20% per °C

(6) SET PUMP CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Pump Control PC	0	0	0	0	1	0	1	1	0	PC

Set PC to program the build-in charge pump stages.

PC	Pump Control
0b	External V_{LCD}
1b (Default)	Internal V_{LCD} (10x charge pump)

When using external pump, setting PM is still necessary.

(7) SET ADVANCED PROGRAM CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0		
Set APC[R][7:0] (double-byte command)	0	0	0	0	1	1	0	R	R	R		
	1	0	APC[R][7:0] register parameter									


For UltraChip's use only. Please do NOT use.

(8) SET SCROLL LINE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Scroll Line LSB SL[3:0]	0	0	0	1	0	0	SL3	SL2	SL1	SL0
Set Scroll Line MSB SL[7:4]	0	0	0	1	0	1	SL7	SL6	SL5	SL4

Set the scroll line number.

Scroll line setting will scroll the displayed image up by SL rows. The valid value for SL is between 0 (no scrolling) and 159.



(9) SET PAGE ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Page Address PA [3:0]	0	0	0	1	1	0	PA3	PA2	PA1	PA0
Set Page Address PA [5:4]	0	0	0	1	1	1	0	0	PA5	PA4

Set SRAM Page Address for read/write access. Possible value = 0~39. UC1638c can store 2 B/W mode pictures in SRAM. Set PA[5] to specify which one to store. (Also refer to command "Set Display Mode".)

When DC[4:3] = 10b

PA[5] : Write Pattern (0 or 1) selection

PA[4:0] : set SRAM page address

When DC[4:3] = 00b

PA[5:0] : set SRAM page address

(10) SET V_{BIAS} POTENTIOMETER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set V _{BIAS} Potentiometer. PM [7:0] (double-byte command)	0	0	1	0	0	0	0	0	0	1
	1	0	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0

Program V_{BIAS} Potentiometer (PM[7:0]). See section LCD VOLTAGE SETTING for more detail.

Effective range: 0 ~ 255 (Default: 54H, that is 84 in decimal)

(11) SET PARTIAL DISPLAY CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Partial Display Enable LC [8]	0	0	1	0	0	0	0	1	0	LC8

This command is used to enable partial display function.

LC[8]	Partial Display function	Mux-Rate	Action
0b (Default)	Disabled	= CEN+1 (DST, DEN not used.)	Scan COM1 ~ COM(CEN+1)
1b	Enabled	= DEN-DST+1	Scan COM(DST+1) ~ COM(DEN+1)

(12) SET COM SCAN FUNCTION

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set COM Scan Function CSF	0	0	1	0	0	0	0	1	1	CSF

CSF	COM scan function
0b (Default)	Interlace scan
1b	Progressive Scan

(13) SET RAM ADDRESS CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set AC [2:0]	0	0	1	0	0	0	1	AC2	AC1	AC0

Program registers AC[2:0] for RAM address control.

AC[0]: WA, Automatic column/page wrap around.

0: CA or PA (depends on AC[1]= 0 or 1) will stop increasing after reaching boundary

1: CA or PA (depends on AC[1]= 0 or 1) will restart, and PA or CA will increase by one.

AC[1]: Auto-Increment order

0 : column (CA) increase (+1) first until CA reaches CA boundary, then PA will increase by (+/-1).

1 : page (PA) increase (+/-1) first until PA reach PA boundary, then CA will increase by (+1).

AC[2]: RID, Page Address (PA) auto increment direction (0/1 = +/- 1)

When WA=1 and CA reaches CA boundary, PID controls whether Page Address will be adjusted by +1 or -1.

AC[2:0] controls the auto-increment behavior of CA and PA. When Window Program is enabled (AC[3]=ON), see Command Description (32) ~ (35) for more details. When Window Program is disabled (AC[3]=OFF), the behavior of CA, PA auto-increment is the same as WPC[1:0] and WPP[1:0] values are the default values and AC[3]=ON.

(14) SET DISPLAY MODE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Display Mode DC [5:4]	0	0	1	0	0	1	0	1	DC5	DC4

This command is enabled only when on/off mode. UC1638c can store 2 B/W mode pictures in SRAM. Set DC[5] to specify which one to display. (Also refer to command "Set Page Address".)

DC[4]: Input type for On/off mode

0b: 2 bits per pixel 1b: 1 bit per pixel

DC[5]: Display Pattern selection (enabled only when DC[4]=1)

0b: Pattern 0 1b: Pattern 1

(15) SET LINE RATE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Line Rate LC [3:2]	0	0	1	0	1	0	0	0	LC3	LC2

Program LC [3:2] for line rate setting (Line-Rate = Frame-Rate × Mux-Rate). Duty=1/Mux-Rate. The line rate is automatically scaled down by 1/4, 1/3, 1/2, or 2/3 at Mux-Rate = 1~40, 41~56, 57~80, or 81~108, respectively.

LC [3:2]	Line rate	
	On/Off mode	Mux = 160~109
00b	8.6 Klps	17.5 Klps
01b	10.5 Klps	21.3 Klps
10b (Default)	12.8 Klps	26.0 Klps
11b	15.6 Klps	31.7 Klps

(Klps: Kilo-Line-per-second)

(16) SET ALL PIXEL ON

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set All Pixel ON DC [1]	0	0	1	0	1	0	0	1	0	DC1

Set DC[1] to force all SEG drivers to output ON signals. This function has no effect on the existing data stored in display RAM. (Default 0: OFF)

(17) SET INVERSE DISPLAY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Inverse Display DC [0]	0	0	1	0	1	0	0	1	1	DC0

Set DC[0] to force all SEG drivers to output the inverse of the data (bit-wise) stored in display RAM. This function has no effect on the existing data stored in display RAM. (Default 0: OFF)

(18) SET LCD MAPPING CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set LCD Mapping Control LC [1:0]	0	0	1	1	0	0	0	LC1/MY	LC0/MX	0

This command is used for programming LC[1:0] for COM (page) mirror (MY), SEG (column) mirror (MX).

LC1 controls Mirror Y (MY): MY is implemented by reversing the mapping order between RAM and COM electrodes. The data stored in RAM is not affected by MY command. MY will have immediate effect on the display image.

LC0 controls Mirror X (MX): MX is implemented by selecting the CA or 39-CA as write/read (from host interface) display RAM column address so this function will only take effect after rewriting the RAM data.


(19) SET N-LINE INVERSION

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set N-Line Inversion NIV [6:0]	0	0	1	1	0	0	1	0	0	0
(double-byte command)	1	0	0	NIV6	NIV5	NIV4	NIV3	NIV2	NIV1	NIV0

This command is used for programming NIV[6:0] for N-Line Inversion.

NIV[6]	Exclusive	NIV [5:0]	Inversion
0b (Default)	no-XOR	00 0000b	Disable Inversion Function
1b	XOR	00 0001b : 01 0000b	Invert every 2 lines : Invert every 64 lines

Example:



(20) SET DISPLAY ENABLE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Display Enable DC [3:2]	0	0	1	1	0	0	1	0	0	1
(double-byte command)	1	0	1	0	1	0	1	1	DC3	DC2

The command is for programming register DC[3:2].

When DC[2] is set to 0, the IC will put itself into Sleep mode. All drivers, voltage generation circuit, and timing circuit will be halted to conserve power. When any of the DC[2] bits is set to 1, UC1638c will first exit from Sleep Mode, restore the power and then turn on COM drivers and SEG drivers. There is no other explicit user action or timing sequence required to enter or exit the Sleep mode. (Default 0: OFF)

DC[3]: Gray Shade and B/W mode

0b: B/W Mode

1b: 4-Shade Mode

For B/W mode, use data format for 4-shade-mode and UC1638c will convert them for B/W mode automatically.

Note : When the internal DC-DC converter starts to operate and pump out current to V_{LCD} , there will be an in-rush pulse current between V_{DD2} and V_{SS2} initially. To avoid this current pulse from causing potential harmful noise, do NOT issue any command or write any data to UC1638c for 5~10mS after setting DC[2] to 1 (Display ON).

(21) SET LCD GRAY SHADE 1

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set LCD Gray Shade LC[5:4]	0	0	1	1	0	1	0	0	LC5	LC4

This command sets gray scale register LC[5:4] to control the voltage RMS separation between gray shade levels "01" and "10".

LC[5:4]	Gray-shade Level	Gray-shade Intensity Mapped
00b	1	9 (full range: 0~36)
01b (Default)	2	12 (full range: 0~36)
10b	3	15 (full range: 0~36)
11b	4	21 (full range: 0~36)

(22) SET LCD GRAY SHADE 2

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set LCD Gray Shade LC[7:6]	0	0	1	1	0	1	0	1	LC7	LC6

This command sets gray scale register (LC[7:6]) to control the voltage RMS separation between gray shade levels "01" and "10".

LC[7:6]	Gray-shade Level	Gray-shade Intensity Mapped
00b	3	15 (full range: 0~36)
01b	4	21 (full range: 0~36)
10b (Default)	5	24 (full range: 0~36)
11b	6	27 (full range: 0~36)

(23) SYSTEM RESET

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
System Reset	0	0	1	1	1	0	0	0	0	1
(double-byte command)	1	0	1	1	1	0	0	0	1	0

This command will activate the system reset. CA/PA/AC Control register values will be reset to their default values. Data stored in RAM will not be affected.

(24) NOP

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
No Operation	0	0	1	1	1	0	0	0	1	1

This command is used for "no operation".

(25) SET TEST CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0		
Set TT	0	0	1	1	1	0	0	1	TT			
(double-byte command)	1	0	Testing parameter									

This command is used for UltraChip production testing. Please do not use.

(26) SET LCD BIAS RATIO

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Bias Ratio BR [1:0]	0	0	1	1	1	0	1	0	BR1	BR0

Bias ratio definition:

00b = 6

01b = 10

10b = 11

11b = 12

(27) RESET CURSOR UPDATE MODE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Return the cursor. AC[4]=0, CA=CR	0	0	1	1	1	0	1	1	1	0

This command is used to reset cursor update mode function. It will clear cursor update mode flag (AC[4]=0), and CA will be restored to its previous value, which was stored in CR (via Set Cursor Update Mode command), and CA and PA increment will return to its normal condition.

(28) SET CURSOR UPDATE MODE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set AC[4]=1, CR=CA	0	0	1	1	1	0	1	1	1	1

Set Cursor Update mode is used to turn ON the Cursor Update mode function. AC[4] will be set to 1 and register CR will be set to the value of register CA.

When AC[4]=1, column address (CA) will only increase with write RAM operation but not on read RAM operation. The address CA wraps around will also be suspended no matter what WA setting is. The purpose of this combination of features is to support "Read-Modify-Write" for cursor implementation.

(29) SET COM END

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set CEN (double-byte command)	0	0	1	1	1	1	0	0	0	1
	1	0								

This command programs the ending COM electrode. CEN defines the number of used COM electrodes, and it should correspond to the number of pixel-pages in the LCD. Default : 159.

(30) SET PARTIAL DISPLAY START

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set DST (double-byte command)	0	0	1	1	1	1	0	0	1	0
	1	0								

This command programs the starting COM electrode, which has been assigned a full scanning period, and which will output an active COM scanning pulse. Default value: 0.

(31) SET PARTIAL DISPLAY END

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set DEN (double-byte command)	0	0	1	1	1	1	0	0	1	1
	1	0								


This command programs the ending COM electrode, which has been assigned a full scanning period, and which will output an active COM scanning pulse. Default value: **159**.

CEN, DST, and DEN are 0-based index of COM electrodes. They control only the COM electrode activity, and do not affect the mapping of display RAM to each COM electrodes. The image displayed by each pixel row is therefore not affected by the setting of these three registers.

When LC[8]=1b (Partial Display enabled), the Mux-Rate is narrowed down to DEN-DST+1. When MUX rate is reduced, reduce the line rate accordingly to reduce power. Changing MUX rate also requires BR and V_{LCD} to be readjusted. When Mux-Rate is under 41, it is recommend to set BR=6.

For minimum power consumption, set LC[8]=1b, set (DST, DEN, CEN) to minimize MUX rate, use slowest line rate which satisfies the flicker requirement, use B/W mode, and use lowest BR and lowest V_{LCD} which satisfies the contrast requirement.

In either case, DST/DEN defines a small subsection of the display which will remain active while shutting down all the rest of the display to conserve energy.



(32) SET WINDOW PROGRAM STARTING COLUMN ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPC0 (double -byte command)	0	0	1	1	1	1	0	1	0	0
	1	0								

This command is to program the starting column address of RAM program window.

(33) SET WINDOW PROGRAM STARTING PAGE ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPP0 (double-byte command)	0	0	1	1	1	1	0	1	0	1
	1	0	0	0						

This command is to program the starting Page Address of RAM program window.

(34) SET WINDOW PROGRAM ENDING COLUMN ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPC1 (double -byte command)	0	0	1	1	1	1	0	1	1	0
	1	0								

This command is to program the ending column address of RAM program window.

(35) SET WINDOW PROGRAM ENDING PAGE ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPP1 (double-byte command)	0	0	1	1	1	1	0	1	1	1
	1	0	0	0						

This command is to program the ending Page Address of RAM program window.

(36) SET WINDOW PROGRAM ENABLE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Window Program Enable AC[3]	0	0	1	1	1	1	1	0	0	AC3

This command is to enable the Window Program Function. Window Program Enable should always be reset when changing the window program boundary and then set right before starting the new boundary program. Default value of AC3: **0: Disable**.

Window Program Function can be used to refresh the RAM data in a specified window of SRAM address. When window programming is enabled, the CA and PA increment and wrap around will be automatically adjusted, and therefore allow effective data update within the window.

The direction of Window Program will depend on the WA (AC[0]), PID (AC[2]), auto-increment order (AC[1]) and MX (LC[0]) register setting. WA decides whether the program RAM address advances to next page / column after reaching the specified window column / page boundary. PID controls the RAM address increasing from WPP0 toward WPP1 (PID=0) or reverse the direction (PID=1). Auto-increment order directs the RAM address increment vertically (AC[1]=1) or horizontally (AC[1]=0). MX results the RAM column address increasing from 159-WPC0 to 159-WPC1 (MX=1) or WPC0 to WPC1 (MX=0).

Display Data Direction	Function Setting			Image in Display Data Ram (Start : ●) (Physical origin: upper left corner)			
	AIO AC[1]	MX LC[0]	RID AC[2]				
Normal	0	0	0	●	U	C	T
Y-mirror	0	0	1	●	O	S	E
X-mirror	0	1	0	●	J	S	U
X-mirror Y-mirror	0	1	1	●	J	2	0

(37) SET MTP OPERATION CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set MTPC (double-byte command)	0	0	1	0	1	1	1	0	0	0

This command is for MTP operation control:

MTPC[2:0] : MTP command

000 : Idle

001 : MTP Read

010 : MTP Erase

011 : MTP Program

1xx : For UltraChip use only.

MTPC[3] : MTP Enable, automatically cleared each time after MTP command is done. Default: 0b

MTPC[4] : MTP value valid. Ignore MTP value when L. Default: 1b

- The following commands (38)~(42) are only valid when MTPC[3]=1:

DC[2] and MTPC[3] are mutually exclusive. Only one of these two control flags can be set to ON at any time. In other words, when DC[2] is ON, all MTP operations will be blocked, and, when MTP operation is active, set DC[2] to 1 will be blocked.

(38) SET MTP WRITE MASK

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set MTPM (double-byte command)	0	0	1	0	1	1	1	0	0	1
	1	0	0	0				MTPM[5:0] register parameter		

This command enables Write to each of the 6 individual MTP bits.

When MTPM[x]=1, the x-th bit of the MTP memory will be programmed to "1". MTPM[x]=0 means no write action for x-th bit. And the content of this bit will not change.

The amount of "programming current" increases with the number of 1's in MTPM. If the "programming current" appears to be too high for the LCM design (e.g. TST4 ITO trace is not wide enough to supply the current), use multiple write cycles and distribute the 1's evenly into these cycles.

MTPM[5:0]: Set PMO value. Default: 00H.

This command is only valid when MTPC[3]=1.

(39) SET MTP READ POTENTIOMETER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set RV (Triple-byte command)	0	0	1	1	1	1	1	0	1	0
	1	0						RV[7:0] register parameter		

This command is for fine tuning VLCD for MTP-Read (with BR=00) and is valid only when MTPC[3]=1. Default: 00H.

(40) SET MTP PROGRAM/ERASE POTENTIOMETER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WV (double-byte command)	0	0	1	1	1	1	1	0	1	1
	1	0						WV[7:0] register parameter		

This command is for fine tuning VLCD for MTP-Program/Erase (with BR=10) and is valid only when MTPC[3]=1. Default: 46H.

(41) SET MTP WRITE TIMER


Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WT (double -byte command)	0	0	1	1	1	1	1	1	0	0
	1	0						WT[7:0] register parameter		

This command is only valid when MTPC[3]=1. Default: 40H.

(42) SET MTP READ TIMER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set RT (double-byte command)	0	0	1	1	1	1	1	1	0	1
	1	0						RT[7:0] register parameter		



This command is only valid when MTPC[3]=1. Default: 03H.

V_{LCD} QUICK REFERENCEV_{LCD} Relationship to BR and PM at 25 °C

BR	C _{V0} (V)	CPM (mV)	PM	V _{LCD} (V)
6	6.329	11.395	0	6.33
			255	9.24
10	10.510	18.898	0	10.51
			255	15.33
11	11.556	20.781	0	11.56
			255	16.86
12	12.596	22.664	0	12.60
			216	17.49

Note:

- For good product reliability, keep V_{LCD}(MAX) under **17.49V** under all operating temperature.
- The integer values of BR above are for reference only and may have slight shift.

Hi-V GENERATOR REFERENCE CIRCUIT**FIGURE 1.a:** Reference circuit using INTERNAL Hi-V generator circuit**FIGURE 1.b:** Reference circuit using EXTERNAL Hi-V generator circuit

Sample component values:

CAX, CBX: For panels of 3-inch or smaller, use 2.2uF capacitor;

For panels bigger than 3 inches, use 5uF capacitor or higher.

(Capacitor size depends on panel capacitance loading and actual image performance.)

CL: 330nF (25V) is appropriate for most applications.

RL: 3.3M Ω ~10M Ω to act as a draining circuit when V_{DD} is shut down abruptly.

Note:

The illustrated circuit and component values are for reference only. Please optimize for specific requirements of each application.

LCD DISPLAY CONTROLS

CLOCK & TIMING GENERATOR

UC1638c contains a built-in system clock. All required components for the clock oscillator are built-in. No external parts are required.

Four different line rates are provided for system design flexibility. The line rate is controlled by register LC[3:2]. When Mux-Rate is above 109, frame rate is calculated as:

$$\text{Frame Rate} = \text{Line-Rate} / \text{Mux-Rate}.$$

When Mux-Rate is lowered to 108, 80, 56 and 40, line rate will be scaled down by 1.5, 2, 3 and 4 times automatically to reduce power consumption.

Flicker-free frame rate is dependent on LC material and gray-shade modulation scheme. Choose lower frame rate for lower power, and choose higher frame rate to improve LCD contrast and minimize flicker.

When fast LC material with ($tr + tf$) < 160mS is used, faster line rate may be required under 4-shade mode to maintain good contrast ratio at operating temperature >50°C.

DRIVER MODES

COM and SEG drivers can be in either Idle mode or Active mode, controlled by Display Enable flag (DC[2]). When COM or SEG drivers are in idle mode, their respective outputs are shorted to Vss.

DRIVER ARRANGEMENTS

The naming convention is: COM(x), where x=1~160, refers to the COM driver for the x-th row of pixels on the LCD panel.

The mapping of COM(x) to LCD pixel rows fixed and it is not affected by SL, CSF, CEN, DST, DEN, MX or MY settings.

DISPLAY CONTROLS

There are three groups of display control flags in the control register DC: Driver Enable (DE), All-Pixel-ON (APO) and Inverse (PXV). DE has the overriding effect over PXV and APO.

DRIVER ENABLE (DE)

Driver Enable is controlled by the value of DC[2] via the Set Display Enable command. When DC[2] is set to OFF (logic "0"), both COM and SEG drivers will become idle and UC1638c will put itself into Sleep Mode to conserve power.

When DC[2] is set to ON, the DE flag will become "1", and UC1638c will first exit from Sleep Mode, restore the power (V_{LCD} , V_D etc.) and then turn on COM and SEG drivers.

ALL PIXELS ON (APO)

When set, this flag will force all SEG drivers to output ON signals, disregarding the data stored in the display buffer.

This flag has no effect when Display Enable is OFF and it has no effect on data stored in RAM.

INVERSE (PXV)

When this flag is set to ON, SEG drivers will output the inverse of the value it received from the display buffer RAM (bit-wise inversion). This flag has no impact on data stored in RAM.

PARTIAL SCROLL

SL register is used to implement scroll function.

PARTIAL DISPLAY

UC1638c provides flexible control of Mux Rate and active display area. Please refer to related Command Description for more detail.

GRAY-SHADE MODULATION

UC1638c uses a proprietary line rate modulation scheme to generate 8 levels of gray shade. The relative levels of the gray shades can be programmed by setting register bit LC[7:4]. It controls the relative position of the light gray and dark gray shades. For detailed value, please refer to the register definition table.

ITO LAYOUT CONSIDERATIONS

Since the COM scanning pulses of UC1638c can be as short as 30 μ S, it is critical to control the RC delay of COM and SEG signal to minimize crosstalk and maintain good mass production consistency.

For COG applications, low resistance ITO glass will help reduce SEG signal RC decay, minimize V_{DD}, V_{SS} noise, and ensure sufficient V_{DD2}, V_{SS2} supply for on-chip DC-DC converter.

COM TRACE

Excessive RC decay of COM scanning pulse can cause fluctuation of contrast and increase the crosstalk of COM direction.

Please limit the worst case of COM signals RC delay (R_{C_{MAX}}) as calculated below

$$(R_{ROW} / 2.7 + R_{COM}) \times C_{ROW} < 1.8\mu S$$

where

C_{ROW}: LCD loading capacitance of one row of pixels. It can be calculated by C_{LCD}/Mux-Rate, where C_{LCD} is the LCD panel capacitance.

R_{ROW}: ITO resistance over one row of pixels within the active area

R_{COM}: COM routing resistance from IC to the active area + COM driver output impedance.

(Use worst case values for all calculations)

In addition, please limit the min-max spread of RC decay to be:

$$| R_{C_{MAX}} - R_{C_{MIN}} | < 0.44\mu S$$

so that the COM distortions on the top of the screen to the bottom of the screen are uniform.

SEG TRACE

Excessive RC decay of SEG signal can cause image dependent changes of medium gray shades and sharply increase the crosstalk of SEG direction.

To minimize crosstalk, please limit the worst case of SEG signal RC delay as calculated below.

$$(R_{COL} / 2.7 + R_{SEG}) \times C_{COL} < 0.5\mu S$$

where

C_{COL}: LCD loading capacitance of one pixel column. It can be calculated by C_{LCD}/<#_column>, where C_{LCD} is the LCD panel capacitance.

R_{COL}: ITO resistance over one column of pixels within the active area

R_{SEG}: SEG routing resistance from IC to the active area + SEG driver output impedance.

(Use worst case values for all calculations)

SELECTING LIQUID CRYSTAL

The selection of LC material is crucial to achieve the optimum image quality of finished LCM.

When (V₉₀-V₁₀)/V₁₀ is too high, image contrast will deteriorate, and images will look murky and dull.

When (V₉₀-V₁₀)/V₁₀ is too small, image contrast will become too strong, visibility of shades will suffer, and crosstalk may increase sharply for medium shades.

For the best result, it is recommended the LC material has the following characteristics:

$$(V_{90}-V_{10}) / V_{10} = (V_{ON}-V_{OFF}) / V_{OFF} \times 0.72\sim0.80$$

where V₉₀ and V₁₀ are the LC characteristics. V₉₀ and V₁₀ refers to the applied voltage required to achieve 90% and 10% of the ultimate transmission at saturating voltages respectively.

And V_{ON} and V_{OFF} are the ON and OFF V_{RMS} voltage produced by LCD driver IC at the specific Mux-rate.

Two examples are provided below:

Duty	Bias	V _{ON} /V _{OFF} -1	x0.80	x0.72
1/160	1/12	7.93%	6.3%	5.7%
1/160	1/11	7.77%	6.2%	5.6%




FIGURE 2: COM and SEG Driving Waveform

HOST INTERFACE

As summarized in the table below, UC1638c supports 2 parallel bus protocols in 8-bit bus width, and 3 serial bus protocols.

Designers can either use parallel bus to achieve high data transfer rate, or use serial bus to create compact LCD modules.

		Bus Type						
		Parallel		Serial				
		8080	6800	S8 (4-wire)	S9 (3-wire)	I ² C (2-wire)		
Width		8-bit	8-bit	-				
Access		Read (data and status) / Write				Write		
Control & Data Pins	BM[1:0]	10	11	00	01	00		
	CS[1:0]	Chip Select			A[3:2]			
	CD	Control/ Data			0			
	WR0	WR	R/W	0				
	WR1	RD	EN	0				
	DB[7:6]	Data	Data	ACK	-			
	DB[5:3]	Data	Data	DB5/DB4=SDAO, DB3=SDAI				
	DB[2]	Data	Data	-				
	DB[1]	Data	Data	0	1	1		
	DB[0]	Data	Data	SCK				

* Connect unused control pins and data bus pins to V_{SS}.

Table 3: Host interfaces Choices

PARALLEL INTERFACE

The timing relationship between UC1638c internal control signals, RD and WR, and their associated bus actions are shown in the figure below.

The Display RAM read interface is implemented as a two-stage pipe-line. This architecture requires that, every time memory address is modified, by either Set CA, or Set PA command, a dummy read cycle need to be performed before the actual data can propagate through the pipe-line and be read from data port DB[7].

There is no pipeline in write interface of Display RAM. Data is transferred directly from bus buffer to internal RAM on the rising edges of write pulses.

8-BIT BUS OPERATION

UC1638c supports 8-bit bus width.




FIGURE 3: 8-bit Parallel Interface & Related Internal Signals

SERIAL INTERFACE

UC1638c supports 3 serial modes, a 4-wire SPI mode (S8), a compact 3-wire SPI mode (S9), and a 2-wire SPI mode (I^2C). Bus interface mode is determined by the wiring of the BM[1:0] and DB[1]. See table in last page for more detail.

S8 (4-WIRE) INTERFACE

Read status and write operations are supported in 4-wire serial mode. Pin CS[1:0] are used for chip select and bus cycle reset. Pin CD is used to determine the content of the data been transferred. During each write cycle, 8 bits of data, MSB first, are latched on eight rising SCK edges into an 8-bit data holder.

If CD=0, the data byte will be decoded as command. If CD=1, this 8-bit will be treated as data and transferred to proper address in the Display Data RAM on the rising edge of the last SCK pulse. Pin CD is examined when SCK is pulled low for the LSB (D0) of each token.




FIGURE 4.a: 4-wire Serial Interface (S8) – Read




FIGURE 4.b: 4-wire Serial Interface (S8) – Write

S9 (3-WIRE) INTERFACE

Read status and write operations are supported in this 3-wire serial mode. Pin CS[1-0] are used for chip select and bus cycle reset. On each write cycle, the first bit is CD, which determines the content of the following 8 bits of data, MSB first. These 8 command/data bits are latched on rising SCK edges into an 8-bit data holder. If CD=0, the data byte will be

decoded as command. If CD=1, this 8-bit will be treated as data and transferred to proper address in the Display Data RAM at the rising edge of the last SCK pulse.

By sending CD information explicitly in the bit stream, control pin CD is not used, and should be connected to either V_{DD} or V_{SS}. The toggle of CS0 or CS1 for each byte of data or command is recommended but optional.




FIGURE 5.a: 3-wire Serial Interface (S9) – Read





FIGURE 5.b: 3-wire Serial Interface (S9) – Write

2-WIRE SERIAL INTERFACE (I^2C)**FIGURE 6: 2-wire Serial Interface (I^2C)**

When BM[1:0] is set to "LL" and DB1 are set to "H", UC1638c is configured as a I²C Bus signaling protocol compliant slave device. Please refer to I²C standard for details of the bus signaling protocol. Please refer to AC Characteristic section for timing parameters of UltraChip's implementation.

In this mode, pins CS[1:0] become A[3:2] and are used to configure UC1638c's device address. Proper wiring to V_{DD} or V_{SS} is required for the IC to operate properly for I²C mode.

Each UC1638c's I²C interface sequence starts with a START condition (S) from the bus master, followed by a sequence header, containing a device address, the mode of transfer (CD, 0:Control, 1:Data), and the direction of the transfer (RW, 0:Write, 1:Read).


Since both WR and CD are expressed explicitly in the header byte, the control pins WR[1:0] and CD are not used in I²C mode and should be connected to V_{SS}.



The direction (read or write) and the content type (command or data) of the data bytes following each header byte are fixed for the sequence. To change the direction (R↔W) or the content type (C↔D), start a new sequence with a START (S) flag, followed by a new header.

After receiving the header, the UC1638c will send out an acknowledge signal (A). Then, depends on the setting of the header, the transmitting device (either MCU or UC1638c) will start placing data bits on SDA, MSB to LSB, and the sequence will repeat until a STOP signal (P, in WRITE), or a Not Acknowledge (N, in READ mode) is sent by the MCU.

When using I²C serial mode, if the command of System Reset is to be written, the writing sequence must be finished (STOP) before succeeding data or commands start. The flow chart on the right shows a writing sequence with a "System Reset" command.

Note that, for data read (CD=1), the first byte of data transmitted will be dummy.



HOST INTERFACE REFERENCE CIRCUIT**FIGURE 7:** 8080/8-bit parallel mode reference circuit**FIGURE 8:** 6800/8-bit parallel mode reference circuit




FIGURE 9: 4-Wire SPI (S8) serial mode reference circuit




FIGURE 10: 3-Wire SPI (S9) serial mode reference circuit




FIGURE 11: 2-Wire SPI (I²C) serial mode reference circuit

Note:

1. When using Read function:

(8080) Set WR1=0

(6800) Set WR1=1 → data output will be enabled.

(Serial) Set SCK=0

(8080) Set WR1=1

(6800) Set WR1=0 → data output will be disabled.

(Serial) Set SCK=1

2. It is REQUIRED to set MPU's data port to 1 before Data Read or Status Read actions.

DISPLAY DATA RAM

DATA ORGANIZATION

The input display data is stored to a dual port static RAM (RAM, for Display Data RAM) organized as 160x240x2.

After setting CA and PA, the subsequent data write cycles will store the data for the specified pixel to the proper memory location.

Please refer to the map in the following page between the relation of COM, SEG, SRAM, and various memory control registers.

DISPLAY DATA RAM ACCESS

The Display RAM is a special purpose dual port RAM which allows asynchronous access to both its column and page data. Thus, RAM can be independently accessed both for Host Interface and for display operations.

DISPLAY DATA RAM ADDRESSING

A Host Interface (HI) memory access operation starts with specifying Page Address (PA) and Column Address (CA) by issuing Set Page Address and Set Page_C Address commands.

If wrap-around (WA, AC[0]) is OFF (0), CA will stop increasing after reaching the end of row (159), and system programmers need to set the values of PA and CA explicitly.

If WA is ON (1), when CA reaches end of row, CA will be reset to 0 and PA will increase or decrease, depending on the setting of row Increment Direction (PID, AC[2]), and when PA reaches the boundary of RAM (i.e. PA = 0 or 39), PA will be wrapped around to the other end of RAM and continue.

MX IMPLEMENTATION

Column Mirroring (MX) is implemented by selecting either (CA) or (239-CA) as the RAM column address. Changing MX affects the data written to the RAM.

Since MX has no effect of the data already stored in RAM, changing MX does not have immediate effect on the displayed pattern. To refresh the display, refresh the data stored in RAM after setting MX.

Row MAPPING

COM electrode scanning orders are not affected by Start Line (SL), or Mirror Y (MY, LC[3]). Visually, register SL having a non-zero value is equivalent to scrolling the LCD display up or down (depends on MY) by SL rows.

RAM ADDRESS GENERATION

The mapping of the data stored in the display SRAM and the scanning COM electrodes can be obtained by combining the fixed COM scanning sequence and the following RAM address generation formula.

During the display operation, the RAM line address generation can be mathematically represented as following:

For the 1st line period of each field
 $Line = SL$

Otherwise

$$Line = Mod(Line+1, 160)$$

Where Mod is the modular operator and Line is the bit slice line address of RAM to be outputted to SEG drivers. Line 0 corresponds to the first bit-slice of data in RAM.

The above Line generation formula produces the “loop around” effect as it effectively resets Line to 0 when Line+1 reaches 160. Effects such as row scrolling, row swapping can be emulated by changing SL dynamically.

MY IMPLEMENTATION

Row Mirroring (MY) is implemented by reversing the mapping order between COM electrodes and RAM, i.e. the mathematical address generation formula becomes:

For the 1st line period of each field
 $Line = Mod(SL + MUX-1, 160)$
 where MUX = CEN + 1

Otherwise

$$Line = Mod (Line-1, 160)$$

Visually, the effect of MY is equivalent to flipping the display upside down. The data stored in display RAM is not affected by MY.


WINDOW PROGRAM

Window program is designed for data write in a specified window range of SRAM address. The procedure should start with window boundary registers setting ($WPP0$, $WPP1$, $WPC0$ and $WPC1$) and then enable AC[3]. After AC[3] sets, data can be written to SRAM within the window address range which is specified by ($WPP0$, $WPC0$) and ($WPP1$, $WPC1$). AC[3] should be cleared after any modification of window boundary registers and then set again in order to initialize another window program.

The data write direction will be determined by AC[2:0] and MX settings. When AC[0]=1, the data write can be consecutive within the range of the specified window. AC[1] will control the data write in either column or page direction. AC[2] will result the data write starting either from row $WPP0$ or $WPP1$. MX is for the initial column address either from $WPC0$ to $WPC1$ or from ($MC-WPC0$ to $MC-WPC1$).


Example1: AC[2:0] = 001, MX=0

(PA auto INCREASING, COLUMN increasing first, auto wrap around, Mirror-X OFF)



Example 2: AC[2:0] = 111 MX = 0

(PA auto DESCREEASING, PAGE increasing first, auto wrap around, Mirror-X OFF)



POWER-UP SEQUENCE




Figure 12: Reference Power-Up Sequence

There's no delay needed while turning ON V_{DD} and $V_{DD2/3}$, and either one can be turned on first:





Figure 13: Power Off-On Sequence

ENTER/EXIT SLEEP MODE SEQUENCE

UC1638c enters Sleep mode from Display mode by issuing Set Display Disable command.



To exit Sleep mode, issue Set Display Enable.




FIGURE 14: Reference Enter/Exit Sleep Mode Sequence

POWER-DOWN SEQUENCE

To prevent the charge stored in capacitor C_L from causing abnormal residue horizontal line on display when V_{DD} is switched off, use Reset mode to enable the built-in charge draining circuit to discharge these external capacitors.

When internal V_{LCD} is not used, UC1638c will *NOT* drain V_{LCD} during RESET. System designers need to make sure external V_{LCD} source is properly drained off before turning off V_{DD} .




FIGURE 15: Reference Power-Down Sequence

Note: When using internal pump, ignore the "External VLCD OFF" step.

MULTI-TIME PROGRAM (MTP) NV MEMORY

OVERVIEW

MTP feature is available for UC1638c such that 1LCM maker can record an PM offset value in non-volatile memory cells, which can then be used to adjust the effective V_{LCD} value, in order to achieve high level of consistency for LCM contrast across all shipments.

To accomplish this purpose, three operations are supported by UC1638c:

MTP-Erase, MTP-Program, and MTP-Read


MTP-Program requires an external power source supplied to the TST4 pin. MTP allows program at least 10 times and should be performed only by the LCM makers.

MTP-Read is facilitated by the internal DC-DC converter built-in on UC1638c, no external power source is required, and it is performed automatically after hardware RESET (power-ON or pin RESET).

OPERATION FOR THE SYSTEM USERS

For the MTP version of UC1638c, the content of the NV memory will be read automatically after the power-on and hardware pin RESET. There is no user intervention or external power source required. When set up properly, the V_{LCD} will be fine tuned to achieve high level of consistency for the LCM contrast.

The MTP-READ is a relatively slow process and the time required can vary quite a bit. For a successful MTP-READ operation, the MS and WS bits in the Read Status commands will exhibit the following waveforms.



As illustrated above, the {MS, WS} will go through a $\{0,0\} \Rightarrow \{1,0\} \Rightarrow \{1,1\} \Rightarrow \{0,1\}$ transition. When the {MS, WS} = {0,1} state is reached, it means the LCM is ready to be turned on.

Although user can use Read Status command in a polling loop to make sure {MS,WS}={0,1} before proceeding with the normal operation, however, it may be simpler to just issue Set Display Enable command every 0.5~2 second, repeatedly, together with other LCM optimization settings, such as BR, CEN, TC, etc.

The above "Periodical re-initializing" approach is also an effective safeguard against accidental display off events such as

- ESD strikes
- Mechanical shocks causing LCM connector to malfunction temporarily

HARDWARE RESET

The auto-MTP-READ is only performed for hardware RESET (power-ON and RST pin).

It is recommended to use hardware RESET only during the event of power up and power down.

OPERATION FOR THE LCM MAKERS

Always ERASE the MTP NV memory cells, before starting the Write process.

MTP OPERATION FOR LCM MAKERS

1. High voltage supply and timer setting

In MTP Program operation, two different high voltages are needed. In chip design, one high voltage is generated by internal charge pump (V_{LCD}), the other high voltage must be input from TST4 by external voltage source.

V_{LCD} value is controlled by register MTP1 and MTP2. The default values of these two registers are appropriate for most applications.

External TST4 power source is required for MTP Program operation. MTP Programming speed depends on the TST4 voltage. Considering the ITO trace resistance in COG modules, it is recommended to program the MTP cells one at a time, so that the required 10V at TST4 can be maintained with proper consistency.

No external power source is required for MTP Erase and Read operations. For these MTP operations, TST4 should be open, or connected to V_{DD3} .

MTP Action	V_{LCD}	TST4 (external input)
Program	MTP2 : 46h (13V)	10V (1mA per bit)
Erase	MTP2 : 46h (13V)	Floating or V_{DD3}
Read after Program	MTP1 : 96h (8V)	Floating or V_{DD3}
Read after Erase	MTP1 : 00h (6.3V)	Floating or V_{DD3}

Note:

- (1) Do Erase before Program and Program one bit at a time.
- (2) When doing MTP Program or Erase, it's required to use $V_{DD2/3} \geq 3.0V$.


2. Read MTP status bits

With normal Get Status method (CD=0, W/R=1), MTP operation status can be monitored in the real time. There are 3 status bits (WS, MD, MS) in status register. MTP control circuit will read to verify if the operation (program, erase) success or not.

WS : If the operation succeeded, and current operation will be ended with WS=1.

If it failed, last operation will be automatically retried two more times. If it fails 3 times, WS will be set to 0 and the operation is aborted.

MD is MTP ID, which is either 1 for MTP IC. No transition.



3. MTP Cell Value Usage

There are 6 MTP cell bits. They are divided into two groups for different trimming purpose.

MTP[5:0] : V_{LCD} Trim

When PMO[5]=1: PM with trim = PM - PMO[4:0]
When PMO[5]=0: PM with trim = PM + PMO[4:0]

(2) MTP Erase Sample Code

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	-	-	-	-	-	-	-	-	-	-	Set RST pin Low	Wait 5 mS after RST is Low
R	-	-	-	-	-	-	-	-	-	-	Set RST pin High	
R	-	-	-	-	-	-	-	-	-	-	Automatic Power-ON Reset	Wait ~150mS
R	0	0	1	0	1	0	0	0	1	0	Set Line Rate	Set LC[3:2]=10b
R	0	0	1	1	1	1	1	0	1	0	Set RV[7:0] Potentiometer	Set MTP-Read V _{LCD}
	1	0	0	0	0	0	0	0	0	0		MTP1: 00h(6.3V)
R	0	0	1	1	1	1	1	0	1	1	Set WV[7:0] Potentiometer	Set MTP-Erase V _{LCD}
	1	0	0	1	0	0	0	1	1	0		MTP2: 46h(13V)
R	0	0	1	1	1	1	1	1	0	0	Set MTP Write Timer	Set MTP Timer
	1	0	0	1	0	0	0	0	0	0		MTP3: 40h(200mS)
R	0	0	1	1	1	1	1	1	0	1	Set MTP Read Timer	Set MTP Timer
	1	0	0	0	0	0	0	0	1	1		MTP4: 03h(35mS)
R	0	0	1	0	1	1	1	0	0	1	Set MTP Write Mask MTPM	Set MTP Bit Mask
C	1	0	0	0	1	1	1	1	1	1		Ex: To erase D[7:0], set MTPM to 111111b*
R	0	0	1	0	1	1	1	0	0	0	Set MTP Control	Set MTPC[3]=1
	1	0	0	0	0	0	1	0	1	0		Set MTPC[2:0]=010
R	0	0	0	0	0	0	0	0	1	1	Get Status & PM	Check MTP Status until MS=0 and WS=1
	1	1	-	-	-	-	-	WS	-	MS		
R											V _{DD} =0V	Power OFF

* It is recommended that users clear all the bits to be programmed.

(3) MTP read Sample Code

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	-	-	-	-	-	-	-	-	-	-	Set RST pin Low	Wait 5 mS after RST is Low
R	-	-	-	-	-	-	-	-	-	-	Automatic Power-ON Reset	Wait ~150mS
R	0	0	1	0	1	0	0	0	1	0	Set Line Rate	Set LC[3:2]=10b
R	0	0	1	1	1	1	1	0	1	0	Set RV[7:0] Potentiometer	Set MTP-Read V _{LCD} MTP1: 00h (6.3V)
	1	0	0	0	0	0	0	0	0	0		
R	0	0	1	1	1	1	1	1	0	1	Set MTP Read Timer	Set MTP Timer MTP4: 03h (35mS)
	1	0	0	0	0	0	0	0	1	1		
R	0	0	1	0	1	1	1	0	0	1	Set MTP Write Mask MTPM	Set MTP Bit Mask Ex: To erase D[7:0], set MTPM to 111111b*
C	1	0	0	0	1	1	1	1	1	1		
R	0	0	1	0	1	1	1	0	0	0	Set MTP Control	Set MTPC[3]=1 Set MTPC[2:0]=001
	1	0	0	0	0	0	1	0	1	0		
R	0	0	0	0	0	0	0	0	1	1	Get Status & PM	Check MTP Status until MS=0 and WS=1
	1	1	-	-	-	-	-	WS	-	MS		
R												

* It is recommended that users read first all the bits to be programmed.

ESD CONSIDERATION

UC1600 series products usually are provided in bare die format to customers. This makes the product particularly sensitive to ESD damage during handling and manufacturing process. It is therefore highly recommended that LCM makers strictly follow the "JESD 625-A Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices" when manufacturing LCM.

Machine Mode		Human Body Mode	
V _{DD} mode	V _{SS} mode	V _{DD} mode	V _{SS} mode
200 V	200 V	3.0 KV	2.0 KV

- According to UltraChip's Mass Production experiences, the ESD tolerance conditions are believed to be very stable and can produce high yield in multiple customer sites. However, special care is still required during handling and manufacturing process to avoid unnecessary yield loss due to ESD damages.

ABSOLUTE MAXIMUM RATINGS

In accordance with IEC134, note 1 and 2.

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Logic Supply voltage	-0.3	+4.0	V
V_{DD2}	LCD Generator Supply voltage	-0.3	+4.0	V
V_{DD3}	Analog Circuit Supply voltage	-0.3	+4.0	V
$V_{DD2/3}-V_{DD}$	Voltage difference between V_{DD} and $V_{DD2/3}$	--	1.6	V
V_{LCD}	LCD Generated voltage (-40°C ~ +85°C)	-0.3	+19.8	V
V_{IN}	Digital input signal	-0.4	$V_{DD} + 0.5$	V
T_{OPR}	Operating temperature range	-40	+85	°C
T_{STR}	Storage temperature	-55	+125	°C

Note:

1. V_{DD} is based on $V_{SS} = 0V$
2. Stress beyond ranges listed above may cause permanent damages to the device.

SPECIFICATIONS**DC CHARACTERISTICS**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Supply for digital circuit		1.7	1.8~3.3	3.6	V
$V_{DD2/3}$	Supply for bias & pump		2.7	2.8~3.3	3.6	V
V_{LCD}	Charge pump output	$V_{DD2/3} \geq 2.7V, 25^{\circ}C$		14.5	17.49	V
V_D	LCD data voltage	$V_{DD2/3} \geq 2.7V, 25^{\circ}C$	0.99		1.59	V
V_{IL}	Input logic LOW				$0.2V_{DD}$	V
V_{IH}	Input logic HIGH		$0.8V_{DD}$			V
V_{OL}	Output logic LOW				$0.2V_{DD}$	V
V_{OH}	Output logic HIGH		$0.8V_{DD}$			V
I_{IL}	Input leakage current	$V_{IN} = V_{DD}$ or V_{SS}			1.5	μA
I_{SB}	Standby current	$V_{DD} = V_{DD2/3} = 3.3V$, Temp = $85^{\circ}C$			50	μA
C_{IN}	Input capacitance		5		10	pF
C_{OUT}	Output capacitance		5		10	pF
$R_{ON(SEG)}$	SEG output impedance	$V_{LCD} = 17.49V$		1.20	1.70	k Ω
$R_{ON(COM)}$	Upward COM output impedance	$V_{LCD} = 17.49V$		1.20	1.70	k Ω
f_{LINE}	Average Line rate	$LC[4:3] = 10b$	-10%	26.0	+10%	klops

POWER CONSUMPTION

$V_{DD} = 2.7$ V,
 $V_{LCD} = 14.51$ V,
Bus mode = 6800,
Temperature = $25^{\circ}C$,

Bias Ratio = 11b ,
Line Rate = 26 Kbps,
 $C_L = 330$ nF,
All HV outputs are open circuit.

PM = 84,
Mux Rate = 160
 $C_B = 2.2$ μF ,

Display Pattern	Conditions	Typical	Maximum	Unit
All-OFF	Bus = idle	1173	1467	μA
All-ON	Bus = idle	1205	1507	μA
2-pixel checker	Bus = idle	1445	1807	μA
-	Reset (standby current)	< 3	5	μA

AC CHARACTERISTICS




FIGURE 16: Parallel Bus Timing Characteristics (for 8080 MCU)

Symbol	Signal	Description	Condition	Min.	Max.	Unit
(2.7V ≤ V _{DD} ≤ 3.6V, Ta= -30 to +85°C)						(read / write)
t_{AS80}	CD	Address setup time		15	-	nS
t_{AH80}		Address hold time		20	-	
t_{CSSA80}	CS1/CS0	Chip select setup time		5	-	nS
t_{CSH80}		Chip select hold time		5	-	
t_{CY80}	WR0, WR1	System cycle time		430 / 280	-	
t_{PWR80}		Pulse width		200 / --	-	nS
t_{PWW80}		Pulse width		-- / 125	-	
t_{HPW80}		High pulse width		200 / 125	-	
t_{DS80}	Write D7~D0	Data setup time		-- / 45	-	nS
t_{DH80}		Data hold time		-- / 10	-	
t_{ACC80}	Read D7~D0	Read access time	$C_L = 100\text{pF}$	-- / --	200	nS
t_{OD80}		Output disable time		100 / --	-	

Note: tr (rising time), tf (falling time) : ≤ 15nS




FIGURE 17: Parallel Bus Timing Characteristics (for 6800 MCU)

Symbol	Signal	Description	Condition	Min.	Max.	Unit
(2.7V ≤ V _{DD} ≤ 3.6V, Ta= -30 to +85°C)						(read / write)
t _{AS68} t _{AH68}	CD	Address setup time Address hold time		15 20	—	nS
t _{CSSA68} t _{CSH68}	CS1/CS0	Chip select setup time Chip select hold time		5 5	—	nS
t _{CY68}		System cycle time		430 / 280	—	nS
t _{PWR68} t _{PWW68}	WR0, WR1	Pulse width Pulse width		200 / -- -- / 125	—	nS
t _{LPW68}		High pulse width		200 / 125	—	nS
t _{DS68} t _{DH68}	Write D7~D0	Data setup time Data hold time		-- / 45 -- / 10	—	nS
t _{ACC68} t _{OD68}	Read D7~D0	Read access time Output disable time	C _L = 100pF	— / -- 100 / --	200 —	nS

Note: tr (rising time), tf (falling time) : ≤ 15nS





FIGURE 19: Serial Bus Timing Characteristics (for S9)

Symbol	Signal	Description	Condition	Min.	Max.	Unit
(2.7V ≤ V _{DD} ≤ 3.6V, Ta= -30 to +85°C)						
t _{CSSAS9} t _{CSHS9}	CS1/CS0	Chip select setup time Chip select hold time		5 15	—	nS
t _{CYS9} t _{LPWS9} t _{HPWS9}	SCK	System cycle time Low pulse width High pulse width		430 / 220 200 / 95 200 / 95	—	nS
t _{DSS9} t _{DHS9}	SDA (Write)	Data setup time Data hold time		-- / 25 -- / 15	—	nS
t _{ACCS9} t _{ODS9}	SDA (Read)	Read access time Output disable time	C _L = 100pF	— / -- 30 / --	200 —	nS

Note: tr (rising time), tf (falling time) : ≤ 15nS

FIGURE 20: Serial Bus Timing Characteristics (for I²C)

Symbol	Signal	Description	Condition	Min.	Max.	Unit	
(2.7V ≤ V _{DD} ≤ 3.6V, Ta= -30 to +85°C)						(Read / Write)	
t _{CYI2C}	SCK	SCK cycle time		530 / 230	—	nS	
t _{LPWI2C}		Low pulse width		250 / 100	—	nS	
t _{HPWI2C}		High pulse width		250 / 100	—	nS	
tr, tf	SCK SDA	Rise time and fall time		—	—	nS	
t _{SSDAI2C}		Data setup time		55	—	nS	
t _{HDAI2C}		Data hold time		10	—	nS	
t _{SSSTAI2C}		START Setup time		10	—	nS	
t _{HSTAI2C}		START Hold time		55	—	nS	
t _{SSTOI2C}		STOP setup time		10	—	nS	
Bus Free time between STOP and START condition				75	—	nS	
t _{BUF}							

Note: tr (rising time), tf (falling time) : ≤ 15nS





FIGURE 21: Reset Characteristics


Symbol	Signal	Description	Condition	Min.	Max.	Unit
$(2.7V \leq V_{DD} \leq 3.6V, Ta = -30 \text{ to } +85^{\circ}\text{C})$						
t_{RW}	RST	Reset low pulse width		5	-	μS
t_R	RST, Internal Status	Reset to Internal Status pulse delay		10	-	μS
		Wait before Power Down		1	-	ms

Note:

For each mode, the signal's rising and falling times (t_r, t_f) are stipulated to be equal to or less than 15nS each.





PHYSICAL DIMENSIONS



Die / Bump Information:

Die Size:	(9730 μ M \pm 40 μ M) x (1030 μ M \pm 40 μ M)
Die Thickness:	400 μ M \pm 20 μ M
Die TTV:	D _{MAX} - D _{MIN} \leq 2 μ M
Hardness:	90Hv \pm 25Hv
Bump Height:	12 μ M \pm 3 μ M (Part Number: UC1638cGAA) 15 μ M \pm 3 μ M (Part Number: UC1638cGBA) H _{MAX} - H _{MIN} \leq 2 μ M
Bump Area:	2025 μ M ²
Bump Size:	15 μ M x 135 μ M \pm 2 μ M
Bump Pitch:	27 μ M
Bump Gap:	12 μ M \pm 3 μ M
Shear force:	>5 g/mil ²
Coordinate origin:	(0, 0)
Chip center:	(0, 0)
Pad reference:	Pad center

ALIGNMENT MARK INFORMATION**SHAPE OF THE ALIGNMENT MARK:****NOTE:**

Alignment marks are on Top Metal and under Passivation.
The "+" mark is symmetric both horizontally and vertically.


COORDINATES:

	Down-Left Mark		Down-Right Mark	
	X	Y	X	Y
1	-4592	-398	4572	-398
2	-4572	-458	4592	-458
3	-4612	-418	4552	-418
4	-4552	-438	4612	-438
C	-4582	-428	4582	-428

TOP METAL AND PASSIVATION:**FOR PROCESS CROSS-SECTION****Remark:**

Alignment marks are on Top Metal and under Passivation

TRAY INFORMATION



REVISION HISTORY

Revision	Contents	Date
0.6	First Release	Jul. 1, 2013
0.7	1. Software reset is removed.	Sep. 2, 2013
	2. The description for VLCDOUT when using external pump is updated.	
	3. The descriptions for SDAI, SDAO, ACK, and TST4 are updated.	
	4. Registers CR, CA: 9 bits → 8 bits	
	5. Register NIV: 8 bits → 7 bits	
	6. The description for MTP-Read is modified.	
	7. The default values for registers RV, WV, RT, and WT are adjusted.	
	8. Commands (1) and (2): double-byte → multiple byte command	
	9. Host Interface Reference Circuit drawings are updated.	
0.8	1. VLCD (Max.): 17.5V → 17.49V	Nov. 20, 2013
	2. Power Consumption (Max.)	
	3. Some AC timings are updated.	
0.9	VDD range is adjusted. Min. 2.7 → 1.7, Typical: 2.8~3.3 → 1.8~3.3	Apr. 10, 2014
	Description about suitable ACF size is added.	
	Alignment Mark information is corrected.	
1.0	(1) VLCD Quick Reference is updated.	Jun. 5, 2014
	(2) Some AC timings for I ² C mode are updated.	
1.01	Some typos are corrected.	Jun. 24, 2014
1.1	(1) Absolute Maximum Ratings section: Operating Temperature (Min.): -30°C → -40°C	Sep. 10, 2014
	(2) Bump Height 15uM is available.	