Skip to content
Change the repository type filter

All

    Repositories list

    • Bazel Python Rules
      Starlark
      Apache License 2.0
      543000Updated Oct 30, 2024Oct 30, 2024
    • uhd

      Public
      The USRP™ Hardware Driver Repository
      Verilog
      Other
      670000Updated Oct 2, 2024Oct 2, 2024
    • datasets

      Public
      🤗 The largest hub of ready-to-use datasets for ML models with fast, easy-to-use and efficient data manipulation tools
      Python
      Apache License 2.0
      2.7k000Updated Feb 18, 2024Feb 18, 2024
    • Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
      Starlark
      Apache License 2.0
      45000Updated Jan 5, 2024Jan 5, 2024
    • fapolicyd

      Public
      File Access Policy Daemon
      C
      GNU General Public License v3.0
      57000Updated Aug 4, 2023Aug 4, 2023
    • corsair

      Public
      Control and Status Register map generator for HDL projects
      Python
      MIT License
      35000Updated Oct 23, 2022Oct 23, 2022
    • Bazel build rules for Verilator
      Starlark
      Apache License 2.0
      15100Updated Oct 10, 2022Oct 10, 2022
    • Bazel rules to interface to xilinx tools such as vivado, vitis_hls and xsim.
      C++
      Apache License 2.0
      0200Updated Oct 4, 2022Oct 4, 2022
    • Utilities for working with Verilog within Bazel.
      Python
      MIT License
      1000Updated Jun 10, 2022Jun 10, 2022
    • Board repo for the ZCU216 RFSOC
      Shell
      BSD 3-Clause "New" or "Revised" License
      16000Updated Jun 9, 2022Jun 9, 2022
    • Bazel rules for Xilinx Vivado
      Python
      MIT License
      5000Updated Mar 15, 2022Mar 15, 2022
    • Python
      Apache License 2.0
      0400Updated Jan 20, 2022Jan 20, 2022
    • This repo is to investigate how to cross compile python libs with bazel.
      Starlark
      MIT License
      0000Updated Jan 11, 2022Jan 11, 2022
    • Verilog AXI components for FPGA implementation
      Verilog
      MIT License
      460000Updated Dec 28, 2021Dec 28, 2021