Skip to content

Commit

Permalink
Revert "Always clear feature disable register"
Browse files Browse the repository at this point in the history
QEMU and Spike don't properly emulate this CSR and crash when we attempt
to clear it.

This reverts commit 0ba2ed2.
  • Loading branch information
nategraff-sifive committed Oct 23, 2019
1 parent 7fea3d1 commit 73a6733
Showing 1 changed file with 4 additions and 1 deletion.
5 changes: 4 additions & 1 deletion src/entry.S
Original file line number Diff line number Diff line change
Expand Up @@ -28,8 +28,11 @@ _enter:
* the boot process. */
la t0, early_trap_vector
csrw mtvec, t0
/* Always clear the feature disable register for all cores series*/
/* enable chicken bit if core is bullet series*/
la t0, __metal_chicken_bit
beqz t0, 1f
csrwi 0x7C1, 0
1:

/* There may be pre-initialization routines inside the MBI code that run in
* C, so here we set up a C environment. First we set up a stack pointer,
Expand Down

0 comments on commit 73a6733

Please sign in to comment.