

Chapter 36. "Zvbc32e" Extension for Vector Carryless Multiplication for SEW \leq 32

This chapter describes the **Zvbc32e** Vector Cryptography Extension, which adds instructions for vector carryless multiplication of small elements.

This document is in *Development* state. Assume that everything can change. This document has not been publicly reviewed nor approved yet. For more information, see [here](#).

36.1. Extension Overview

Zvbc32e carryless multiplication instructions are commonly used in cryptography and hashing (e.g., Elliptic curve cryptography, GHASH, CRC).

These instructions are only defined for SEW=32, 16 or 8. Zvbc32e can be supported when ELEN \geq 32.

This extension covers three gaps of Zvbc:

- allowing vector implementations with smaller ELEN=32 (e.g. implementations selecting Zve32*) to implement some support for vector carryless multiplication (this is not allowed by Zvbc which requires ELEN \geq 64)
- for implementations which have ELEN \geq 64: allowing more efficient implementations of algorithms relying on 32-bit carry less multiplications. The list of such algorithms includes the CLM-based folding algorithm used to compute the widespread 32-bit CRCs (e.g. ethernet CRC). This technique can already be implemented with Zvbc but only half the 64-bit multiplication is exploited. Selecting Zvbc32e only allows implementations to save area while providing identical performance on those algorithms.
- for all implementation: better implementations (less instructions and better use of hardware resources) of algorithms relying on 8-bit and 16-bit carryless multiplications (e.g. erasure coding).

Note

The extension Zvbc32e is independent from Zvbc which defines the same instructions for SEW=64. When ELEN \geq 64 both extensions can be combined to have `vc1mul.v[vx]` and `vc1mulh.v[vx]` defined for all SEW values in 8, 16, 32 and, 64.

Note

The extra cost of supporting Zvbc32e on top of Zvbc should be minimal, as the hardware required to implement the instructions in Zvbc32e is a subset of the hardware required to implement Zvbc's instructions.

Zvbc32e can be built on *any* embedded (Zve*) or application ("V") base Vector Extension. In particular, Zvbc32e allows Zve32* implementations to support vector carryless multiplication.

As the instructions defined in this specification might be used to implement cryptographic primitives, they may be implemented with data-independent execution latencies as defined in [link:https://github.com/riscv/riscv-isa-manual/blob/main/src/scalar-crypto.adoc#data-independent-execution-latency-subset-zkt](https://github.com/riscv/riscv-isa-manual/blob/main/src/scalar-crypto.adoc#data-independent-execution-latency-subset-zkt).

If Zvkt is implemented, all the instructions from Zvbc32e (`vc1mul[h].[vv,vx]`) shall be executed with data-independent execution latency.

Detection of individual cryptography extensions uses the unified software-based RISC-V discovery method.



At the time of writing, these discovery mechanisms are still a work in progress.

This extension defines two instructions:

Mnemonic	Instruction
<code>vclmul.[vv,vx]</code>	Vector Carryless Multiply
<code>vclmulh.[vv,vx]</code>	Vector Carryless Multiply High

36.2. vclmul.[vv,vx]

Synopsis


Vector Carryless Multiply by vector or scalar - returning low half of product.

Mnemonic


`vclmul.vv vd, vs2, vs1, vm`

`vclmul.vx vd, vs2, rs1, vm`

Encoding (Vector-Vector)



Encoding (Vector-Scalar)



Reserved Encodings

- SEW is any value other than 32, 16 or 8 (`Zvbc32e` only)
- SEW is any value other than 64 (`Zvbc` only)
- SEW is any value other than 64, 32, 16 or 8 (`Zvbc` and `Zvbc32e`)

Arguments

Register	Direction	Definition
<code>vs1/rs1</code>	input	multiplier
<code>vs2</code>	input	multiplicand
<code>vd</code>	output	lower part of carryless multiply



`vclmul` instruction was initially defined in `Zvbc` with only SEW=64-bit support, this section describes how the specification is extended in `Zvbc32e` to support SEW=32 or 16 or 8 bits.

Description

Produces the low half of $2 \times \text{SEW}$ -bit carryless product.

Each SEW-bit element in the `vs2` vector register is carryless multiplied by either each SEW-bit element in `vs1` (vector-vector), or the SEW-bit value from integer register `rs1` (vector-scalar). The result is the least significant SEW bits of the carryless product.



The 32-bit carryless multiply instructions can be used for implementing GCM in the absence

of the `zvkg` extension. In particular for implementation with `ELEN=32` where `Zvkg` cannot be implemented. It can also be used to speed-up CRC evaluation.

Operation

```
function clause execute (VCLMUL(vs2, vs1, vd, suffix)) = {
    foreach (i from vstart to vl-1) {
        let op1 : bits (SEW) = if suffix == "vv" then get_velem(vs1, i)
                               else zext_or_truncate_to_sew(X(vs1));
        let op2 : bits (SEW) = get_velem(vs2, i);
        let product : bits (SEW) = c1mul(op1, op2, SEW);
        set_velem(vd, i, product);
    }
    RETIRE_SUCCESS
}

function c1mul(x, y, width) = {
    let result : bits(width) = zeros();
    foreach (i from 0 to (width - 1)) {
        if y[i] == 1 then result = result ^ (x << i);
    }
    result
}
```

Included in
[Zvbc32e](#), [Zvbc](#)

36.3. vclmulh.[vv,vx]


Synopsis

Vector Carryless Multiply by vector or scalar - returning high half of product.


Mnemonic

`vclmulh.vv` `vd, vs2, vs1, vm`
`vclmulh.vx` `vd, vs2, rs1, vm`

Encoding (Vector-Vector)



Encoding (Vector-Scalar)



Reserved Encodings

- SEW is any value other than 32, 16 or 8 (`Zvbc32e` only)

- SEW is any value other than 64 (Zvbc only)
- SEW is any value other than 64, 32, 16 or 8 (Zvbc and Zvbc32e)

Arguments

Register	Direction	Definition
vs1/rs1	input	multiplier
vs2	input	multiplicand
vd	output	upper part of carryless multiply



vclmulh instruction was initially defined in Zvbc, this section describes how the specification is extended in Zvbc32e to support SEW=32 or 16 or 8 bits.

Description

Produces the high half of $2 \times \text{SEW}$ -bit carryless product.

Each SEW-bit element in the vs2 vector register is carryless multiplied by either each SEW-bit element in vs1 (vector-vector), or the SEW-bit value from integer register rs1 (vector-scalar). The result is the most significant SEW bits of the carryless product.

Operation

```
function clause execute (VCLMULH(vs2, vs1, vd, suffix)) = {
    foreach (i from vstart to vl-1) {
        let op1 : bits (SEW) = if suffix == "vv" then get_velem(vs1, i)
                               else zext_or_truncate_to_sew(X(vs1));
        let op2 : bits (SEW) = get_velem(vs2, i);
        let product : bits (SEW) = clmulh(op1, op2, SEW);
        set_velem(vd, i, product);
    }
    RETIRE_SUCCESS
}

function clmulh(x, y, width) = {
    let result : bits(width) = 0;
    foreach (i from 1 to (width - 1)) {
        if y[i] == 1 then result = result ^ (x >> (width - i));
    }
    result
}
```

Included in

Zvbc32e, Zvbc

Chapter 37. "Zvkgs" Extension for Vector-Scalar GCM/GHASH

This chapter describes the **Zvkgs** Vector Cryptography extension, which adds vector-scalar Galois Multiply and Add-Multiply instructions.

This document is in *Development* state. Assume that everything can change. This document has not been publicly reviewed nor approved yet. For more information, see [here](#).

37.1. Extension Overview

This section introduces **Zvkgs** which specifies vector-scalar variants of the instructions defined in **Zvkg**.

Zvkgs can be built on *any* embedded (**Zve***) or application ("**V**") base Vector Extension.

As the instructions defined in this specification might be used to implement cryptographic primitives, they must be implemented with data-independent execution latencies as defined in [link:https://github.com/riscv/riscv-isa-manual/blob/main/src/scalar-crypto.adoc#data-independent-execution-latency-subset-zkt](https://github.com/riscv/riscv-isa-manual/blob/main/src/scalar-crypto.adoc#data-independent-execution-latency-subset-zkt).

Whether **Zvkt** is implemented or not, all instructions from **Zvkgs** (**vgmul.vs**, **vgsh.vs**) shall be executed with data-independent execution latency.

Detection of individual cryptography extensions uses the unified software-based RISC-V discovery method.



At the time of writing, these discovery mechanisms are still a work in progress.

Zvkgs defines instructions to enable the efficient implementation of parallel versions of GHASH_H which is used in Galois/Counter Mode (GCM) and Galois Message Authentication Code (GMAC).

Zvkgs depends on **Zvkg**. It extends the existing **vgsh.vv** and **vgmul.vv** instructions with new vector-scalar variants: **vgsh.vs** and **vgmul.vs**.

The instructions inherit the constraints defined in **Zvkg**:

- element group size (EGS) is 4
- data independent execution timing
- **vL/vstart** must be multiples of $\text{EGS}=4$ (else behavior is *reserved*)

All of these instructions work on 128-bit element groups comprised of four 32-bit elements, in element group parlance $\text{EGS}=4$, $\text{EGW}=128$ and the instructions are only defined for $\text{SEW}=32$.

To help avoid side-channel timing attacks, these instructions shall always be implemented with data-independent timing.

The number of element groups to be processed is vL/EGS . **vL** must be set to the number of $\text{SEW}=32$ elements to be processed and therefore must be a multiple of $\text{EGS}=4$. Otherwise the behavior is *reserved*.

Likewise, **vstart** must be a multiple of $\text{EGS}=4$. Otherwise the behavior is *reserved*.

One of the key use cases for the vector instructions **vgsh.vv** and **vgmul.vv** defined in **Zvkg** is to speed-up GCM cipher mode for a single stream by computing the GHASH algorithm for multiple blocks of the same message in parallel. The parallel processing accumulates and multiplies multiple blocks of the message by

the same power of H (encryption of θ by the cipher key). The power being equal to the number of blocks processed in parallel. The processing completes by reducing the parallel accumulators into a single output tag. With `Zvkgs` only, a full vector register was required to hold the multiple copies of the power of H . `Zvkgs` reduces the size of the vector register group needed for powers of H : it just needs to contain a 128-bit wide element group, freeing some vector registers. This exploits the same scalar element group broadcast mechanism used in other instructions defined in the vector crypto extensions (e.g. `vaesem.vs` from `Zvkned`).

`Zvkgs` defines the following instructions:

SEW	EGW	Mnemonic	Instruction
32	128	<code>vghsh.vs</code>	Vector-Scalar GHASH Add-Multiply
32	128	<code>vgmul.vs</code>	[insns-vgmul-vs]

37.2. vghsh.vs


Synopsis

Vector-Scalar Add-Multiply over GHASH Galois-Field

Mnemonic

`vghsh.vs vd, vs2, vs1`

Encoding (Vector-Scalar)



Reserved Encodings

- SEW is any value other than 32
- the `vd` register group overlaps the `vs2` scalar element group

Arguments

Register	Direction	EGW	EGS	SEW	Definition
<code>vd</code>	input	128	4	32	Partial hash (Y_i)
<code>vs1</code>	input	128	4	32	Cipher text (X_i)
<code>vs2</code>	input	128	4	32	Hash Subkey (H)
<code>vd</code>	output	128	4	32	Partial-hash (Y_{i+1})

Description

A single "iteration" of the GHASH_H algorithm is performed.

The previous partial hashes are read as 4-element groups from `vd`, the cipher texts are read as 4-element groups from `vs1` and the hash subkeys are read from the scalar element group in `vs2`. The resulting partial hashes are written as 4-element groups into `vd`.

This instruction treats all of the input and output element groups as 128-bit polynomials and performs operations over $\text{GF}[2]$. It produces the next partial hash (Y_{i+1}) by adding the current partial hash (Y_i) to the cipher text block (X_i) and then multiplying (over $\text{GF}(2^{128})$) this sum by the Hash Subkey (H).

The multiplication over $\text{GF}(2^{128})$ is a carryless multiply of two 128-bit polynomials modulo GHASH's irreducible polynomial ($x^{128} + x^7 + x^2 + x + 1$).

The operation can be compactly defined as $Y_{i+1} = ((Y_i \wedge X_i) \cdot H)$

The NIST specification (see [Zvkg](#)) orders the coefficients from left to right $x_0x_1x_2\dots x_{127}$ for a polynomial $x_0 + x_1u + x_2u^2 + \dots + x_{127}u^{127}$. This can be viewed as a collection of byte elements in memory with the byte containing the lowest coefficients (i.e., 0,1,2,3,4,5,6,7) residing at the lowest memory address. Since the bits in the bytes are reversed, This instruction internally performs bit swaps within bytes to put the bits in the standard ordering (e.g., 7,6,5,4,3,2,1,0).

This instruction must always be implemented such that its execution latency does not depend on the data being operated upon.



We are bit-reversing the bytes of inputs and outputs so that the intermediate values are consistent with the NIST specification. These reversals are inexpensive to implement as they unconditionally swap bit positions and therefore do not require any logic.

Operation

```
function clause execute (VGSHVS(vs2, vs1, vd)) = {
  // operands are input with bits reversed in each byte
  if(LMUL*VLEN < EGW) then {
    handle_illegal(); // illegal instruction exception
    RETIRE_FAIL
  } else {

    eg_len = (vL/EGS)
    eg_start = (vstart/EGS)

    // H is common to all element groups
    let helem = 0;
    let Hinit = brev8(get_velem(vs2, EGW=128, helem)); // Hash subkey

    foreach (i from eg_start to eg_len-1) {
      let Y = get_velem(vd,EGW=128,i); // current partial-hash
      let X = get_velem(vs1,EGW=128,i); // block cipher output
      // Since H is destroyed by the inner loop it must be reset
      // on every element-group iteration (even if loop independent)
      let H = Hinit;

      let Z : bits(128) = 0;

      let S = brev8(Y ^ X);

      for (int bit = 0; bit < 128; bit++) {
        if bit_to_bool(S[bit])
          Z ^= H

        bool reduce = bit_to_bool(H[127]);
        H = H << 1; // left shift H by 1
        if (reduce)
          H ^= 0x87; // Reduce using x^7 + x^2 + x^1 + 1 polynomial
      }
    }
  }
}
```

```

    let result = brev8(Z); // bit reverse bytes to get back to GCM standard
ordering
    set_velem(vd, EGW=128, i, result);
}
RETIRE_SUCCESS
}
}

```

Included in

[zvkg](#)s

37.3. vgmul.vs


Synopsis

Vector-Scalar Multiply over GHASH Galois-Field

Mnemonic

vgmul.vs vd, vs2

Encoding (Vector-Scalar)



Reserved Encodings

- SEW is any value other than 32
- the `vd` register group overlaps the `vs2` scalar element group

Arguments

Register	Direction	EGW	EGS	SEW	Definition
<code>vd</code>	input	128	4	32	Multiplier
<code>vs2</code>	input	128	4	32	Multiplicand
<code>vd</code>	output	128	4	32	Product

Description

A GHASH_H multiply is performed.

The multipliers are read as 4-element groups from `vd`, the multiplicands subkeys are read from the scalar element group in `vs2`. The resulting products are written as 4-element groups into `vd`.

This instruction treats all of the inputs and outputs as 128-bit polynomials and performs operations over $\text{GF}[2]$. It produces the product over $\text{GF}(2^{128})$ of the two 128-bit inputs.

The multiplication over $\text{GF}(2^{128})$ is a carryless multiply of two 128-bit polynomials modulo GHASH's irreducible polynomial $(x^{128} + x^7 + x^2 + x + 1)$.

The NIST specification (see [Zvkg](#)) orders the coefficients from left to right $x_0x_1x_2\dots x_{127}$ for a polynomial $x_0 + x_1u + x_2u^2 + \dots + x_{127}u^{127}$. This can be viewed as a collection of byte elements in memory with the byte containing the lowest coefficients (i.e., 0,1,2,3,4,5,6,7) residing at the lowest memory address. Since the bits

in the bytes are reversed, This instruction internally performs bit swaps within bytes to put the bits in the standard ordering (e.g., 7,6,5,4,3,2,1,0).

This instruction must always be implemented such that its execution latency does not depend on the data being operated upon.



We are bit-reversing the bytes of inputs and outputs so that the intermediate values are consistent with the NIST specification. These reversals are inexpensive to implement as they unconditionally swap bit positions and therefore do not require any logic.



Similarly to how the instruction `vgmul.vv` is identical to `vgsh.vv` with the value of `vs1` register being 0, the instruction `vgmul.vs` is identical to `vgsh.vs` with the value of `vs1` being 0. This instruction is often used in GHASH code. In some cases it is followed by an XOR to perform a multiply-add. Implementations may choose to fuse these two instructions to improve performance on GHASH code that doesn't use the add-multiply form of the `vgsh.vv` instruction.

Operation

```
function clause execute (VGMUL(vs2, vs1, vd, suffix)) = {
  // operands are input with bits reversed in each byte
  if(LMUL*VLEN < EGW) then {
    handle_illegal(); // illegal instruction exception
    RETIRE_FAIL
  } else {

    eg_len = (vL/EGS)
    eg_start = (vstart/EGS)
    // H multiplicand is common for all loop iterations
    let helem = 0;
    let Hinit = brev8(get_velem(vs2,EGW=128, helem)); // Multiplicand

    foreach (i from eg_start to eg_len-1) {
      let Y = brev8(get_velem(vd,EGW=128,i)); // Multiplier
      let Z : bits(128) = 0;
      // Since H is destroyed by the inner loop it must be reset
      // on every element-group iteration (even if loop independent)
      let H = Hinit;

      for (int bit = 0; bit < 128; bit++) {
        if bit_to_bool(Y[bit])
          Z ^= H

        bool reduce = bit_to_bool(H[127]);
        H = H << 1; // left shift H by 1
        if (reduce)
          H ^= 0x87; // Reduce using x^7 + x^2 + x^1 + 1 polynomial
      }

      let result = brev8(Z);
    }
  }
}
```

```

    set_velem(vd, EGW=128, i, result);
  }
  RETIRE_SUCCESS
}
}

```

Included in

[zvkg](#)

37.4. Encodings

Appendix A: Additional Vector Cryptographic Instructions

OP-VE (0x77) Vector Crypto instructions, including `Zvkg`, except `Zvbb` and `Zvbc`. The new/modified encodings are in bold.

Integer				Integer				FP			
funct3				funct3				funct3			
OPIVV	V			OPMVV	V			OPFVV	V		
OPIVX		X		OPMVX		X		OPFVF		F	
OPIVI			I								

funct6				funct6				funct6			
100000				100000	V	vsm3me		100000			
100001				100001	V	vsm4k.vi		100001			
100010				100010	V	vaesfk1.vi		100010			
100011				100011	V	vghsh.vs		100011			
100100				100100				100100			
100101				100101				100101			
100110				100110				100110			
100111				100111				100111			
101000				101000	V	VAES.vv		101000			
101001				101001	V	VAES.vs		101001			
101010				101010	V	vaesfk2.vi		101010			
101011				101011	V	vsm3c.vi		101011			
101100				101100	V	vghsh		101100			
101101				101101	V	vsha2ms		101101			
101110				101110	V	vsha2ch		101110			
101111				101111	V	vsha2cl		101111			

Table 75. VAES.w and VAES.vs encoding space

vs1	
00000	vaesdm
00001	vaesdf
00010	vaesem
00011	vaesef
00111	vaesz
10000	vsm4r
10001	<i>vgmul</i>

DRAFT