drivers: memc: {stm32_xspi_psram,stm32_ospi_psram}: make NCS boundary configurable in dt #96545
Conversation
zephyrbot
requested review from
FRASTM,
GeorgeCGV,
djiatsaf-st,
erwango,
etienne-lms,
gautierg-st,
marwaiehm-st and
mathieuchopstm
arthur-mmlw
force-pushed
the
memc-stm32-xspi-psram-csbound
branch
from
ec16e8b to
3cf6fa0
Compare
erwango
left a comment
erwango
left a comment
There was a problem hiding this comment.
Thanks!
For consistency, this should probably be also added to recently merged st,stm32-ospi-psram as well which was merged earlier today.
This also raises the question of factorizing part of the binding, but of the scope of this PR.
arthur-mmlw
force-pushed
the
memc-stm32-xspi-psram-csbound
branch
from
3cf6fa0 to
b671ec9
Compare
Ok, I've added it in another commit. Would you prefer I open another PR? |
arthur-mmlw
changed the title
Limit a transaction to a boundary of aligned addresses. Each PSRAM may specify different configuration. Signed-off-by: Arthur Gay <arthur.gay@marshmallow.kids>
Limit a transaction to a boundary of aligned addresses. Each PSRAM may specify different configuration. Signed-off-by: Arthur Gay <arthur.gay@marshmallow.kids>
The default value has changed in previous commits, so set it explicitly in the devicetree with the new st,csbound property. Signed-off-by: Arthur Gay <arthur.gay@marshmallow.kids>
arthur-mmlw
force-pushed
the
memc-stm32-xspi-psram-csbound
branch
from
b671ec9 to
88c2fcf
Compare
|
etienne-lms
left a comment
etienne-lms
left a comment
There was a problem hiding this comment.
CI build test failure is unrelated, see #96635.
6 participants
Limit a transaction to a boundary of aligned addresses. Each PSRAM may specify different configuration.
Reference: https://www.st.com/resource/en/reference_manual/rm0477-stm32h7rx7sx-armbased-32bit-mcus-stmicroelectronics.pdf#page=1016