{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":167513149,"defaultBranch":"master","name":"sljit","ownerLogin":"zherczeg","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-01-25T08:31:08.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/2270193?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1711020693.0","currentOid":""},"activityList":{"items":[{"before":"2a79c597370841560a6cdb31ae9d3f13577850f0","after":"f6326087b3404efb07c6d3deed97b3c3b8098c0c","ref":"refs/heads/master","pushedAt":"2024-09-02T08:56:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Improve op flags operation on x86","shortMessageHtmlLink":"Improve op flags operation on x86"}},{"before":"7a6ceb3e03519be41fe7d7a42559028d18375893","after":"2a79c597370841560a6cdb31ae9d3f13577850f0","ref":"refs/heads/master","pushedAt":"2024-09-01T04:09:15.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Fix sign conversion warning on Windows arm64 (#270)","shortMessageHtmlLink":"Fix sign conversion warning on Windows arm64 (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2499126173\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/270\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/270/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/270\">#270</a>)"}},{"before":"2c105e2461b0d5b6c9c632753522457ca442f9dd","after":"7a6ceb3e03519be41fe7d7a42559028d18375893","ref":"refs/heads/master","pushedAt":"2024-09-01T04:07:21.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Fix examples (#269)\n\n* Update examples to account for API changes\r\n\r\n* Build examples cleanly without warnings\r\n\r\n* Avoid ambiguous types in examples\r\n\r\nPrefer sljit_* types over fundamental types, e.g., sljit_sw instead of\r\nlong. This is especially important on Win64 where sizeof(long) == 4.","shortMessageHtmlLink":"Fix examples (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2499089846\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/269\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/269/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/269\">#269</a>)"}},{"before":"4c4802dd4c44a697a2e0d0a87b08528cd1f6f5a8","after":"2c105e2461b0d5b6c9c632753522457ca442f9dd","ref":"refs/heads/master","pushedAt":"2024-08-20T14:30:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Fixed a compare logical case on s390x\n\nSuggested by Carlo Marcelo Arenas Belón","shortMessageHtmlLink":"Fixed a compare logical case on s390x"}},{"before":"3b9c0c892546c14f1fc039959bf465cf5a51e5be","after":"4c4802dd4c44a697a2e0d0a87b08528cd1f6f5a8","ref":"refs/heads/master","pushedAt":"2024-08-20T13:04:27.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Emit brk #0xf000 for breakpoint opcode on arm64 (#267)\n\nImplement SLJIT_BREAKPOINT with the same instruction emitted by MSVC for\r\nthe __debugbreak intrinsic (brk #0xf000) and by Clang for\r\n__builtin_debugtrap. On Windows, this triggers a breakpoint exception\r\njust as int3 does on x86. The previously emitted instruction (brk #0)\r\ntriggers an illegal instruction exception instead.\r\n\r\nLLDB also has special handling for this brk variant on Windows and\r\nmacOS, automatically advancing to the next instruction so execution can\r\nbe easily continued.","shortMessageHtmlLink":"Emit brk #0xf000 for breakpoint opcode on arm64 (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2475096601\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/267\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/267/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/267\">#267</a>)"}},{"before":"4dd388a736fac2064242d1c1a4aba83eb325ef9d","after":"3b9c0c892546c14f1fc039959bf465cf5a51e5be","ref":"refs/heads/master","pushedAt":"2024-08-18T05:10:21.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Enable public usage of SLJIT_LOCALS_OFFSET (#264)\n\nRemove dependency on internal macro SSIZE_OF.","shortMessageHtmlLink":"Enable public usage of SLJIT_LOCALS_OFFSET (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2471381846\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/264\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/264/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/264\">#264</a>)"}},{"before":"8c089bd5848112b91c1f2f836031b4593b44716f","after":"4dd388a736fac2064242d1c1a4aba83eb325ef9d","ref":"refs/heads/master","pushedAt":"2024-08-12T12:42:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"loongarch: add memory fence & support tmp register for atomic (#263)","shortMessageHtmlLink":"loongarch: add memory fence &amp; support tmp register for atomic (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2460548054\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/263\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/263/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/263\">#263</a>)"}},{"before":"d21a5448f6cdd6a86ed6373a2389bdbd59a7a920","after":"8c089bd5848112b91c1f2f836031b4593b44716f","ref":"refs/heads/master","pushedAt":"2024-08-12T06:08:11.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Implement m,emory fence","shortMessageHtmlLink":"Implement m,emory fence"}},{"before":"f9f512c0809dc9b29a580ca6b0204ea96620d237","after":"d21a5448f6cdd6a86ed6373a2389bdbd59a7a920","ref":"refs/heads/master","pushedAt":"2024-08-07T05:47:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Fix compiler warning","shortMessageHtmlLink":"Fix compiler warning"}},{"before":"883118537c0017035a42f98fdc0c58ee0635c24e","after":"f9f512c0809dc9b29a580ca6b0204ea96620d237","ref":"refs/heads/master","pushedAt":"2024-07-30T07:49:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Support tmp register for atomic","shortMessageHtmlLink":"Support tmp register for atomic"}},{"before":"8099661b547c72be4012bd6801877426f1055efb","after":"883118537c0017035a42f98fdc0c58ee0635c24e","ref":"refs/heads/master","pushedAt":"2024-07-24T14:02:44.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Add action (#259)\n\nAdd action for testing sljit on different architectures","shortMessageHtmlLink":"Add action (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2416248338\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/259\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/259/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/259\">#259</a>)"}},{"before":"728db2007aa23bb429fde3bd8519a8c8c4f5047d","after":"8099661b547c72be4012bd6801877426f1055efb","ref":"refs/heads/master","pushedAt":"2024-07-22T09:21:51.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Add SLJIT_ATOMIC_USE_LS/CAS support to LoongArch (#261)","shortMessageHtmlLink":"Add SLJIT_ATOMIC_USE_LS/CAS support to LoongArch (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2421204119\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/261\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/261/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/261\">#261</a>)"}},{"before":"872773593326e2d6cd421b66494c173d89ce9fd3","after":"728db2007aa23bb429fde3bd8519a8c8c4f5047d","ref":"refs/heads/master","pushedAt":"2024-07-19T10:20:07.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"riscv: only enable SIMD if supported by toolchain (#260)\n\nAvoid SIGILL in most available physical CPUs that don't have support\r\nfor RV.\r\n\r\nTested in SiFive Freedom U740 and Starfile U74 (VisionFive 1 and 2)","shortMessageHtmlLink":"riscv: only enable SIMD if supported by toolchain (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2418338721\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/260\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/260/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/260\">#260</a>)"}},{"before":"c85dd1dd9740dfcf053d53b2e14a2a820d43871b","after":"872773593326e2d6cd421b66494c173d89ce9fd3","ref":"refs/heads/master","pushedAt":"2024-07-19T10:19:12.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Bitmanipulation instructions on RISC-V (#258)\n\nclz, clzw, ctz, ctzw, rev8, rol, rolw, ror, rori, roriw, rorw, sext.b, sext.h, sh1add, sh2add, sh3add, zext.h","shortMessageHtmlLink":"Bitmanipulation instructions on RISC-V (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2410562423\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/258\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/258/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/258\">#258</a>)"}},{"before":"3e5568bfcc1feddb8847b49028d823dd3c364dbd","after":"c85dd1dd9740dfcf053d53b2e14a2a820d43871b","ref":"refs/heads/master","pushedAt":"2024-07-17T08:52:50.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Rework sljit_emit_enter argument passing","shortMessageHtmlLink":"Rework sljit_emit_enter argument passing"}},{"before":"bd056ab1df9ec803203d6a2dfc648b8702e7ce13","after":"3e5568bfcc1feddb8847b49028d823dd3c364dbd","ref":"refs/heads/master","pushedAt":"2024-07-15T07:00:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Add more tmp reg tests","shortMessageHtmlLink":"Add more tmp reg tests"}},{"before":"ee8861243fc77fcbc1756c1da52c230673dc3744","after":"bd056ab1df9ec803203d6a2dfc648b8702e7ce13","ref":"refs/heads/master","pushedAt":"2024-07-08T13:06:21.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Add control flags to atomic operations","shortMessageHtmlLink":"Add control flags to atomic operations"}},{"before":"d3a10d19867798e340cfc674b4b00abc55b0682c","after":"ee8861243fc77fcbc1756c1da52c230673dc3744","ref":"refs/heads/master","pushedAt":"2024-07-05T03:16:36.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"loongarch: Implement ll/sc support for atomic operations (#254)","shortMessageHtmlLink":"loongarch: Implement ll/sc support for atomic operations (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2382065245\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/254\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/254/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/254\">#254</a>)"}},{"before":"460f02a1b811db3a92b7e25b81115b60f98461bf","after":"d3a10d19867798e340cfc674b4b00abc55b0682c","ref":"refs/heads/master","pushedAt":"2024-07-03T04:29:46.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"x86: avoid SIGILL in CPUs with AVX but without AVX2 (#256)\n\nSince 9017d72 (Allow forcing VEX prefix on x86, 2024-05-10)\r\ntest_simd3() causes SIGILL in at least Sandy Bridge CPUs\r\nbecause it uses a VPBROADCASTD AVX2 instruction by mistake.\r\n\r\nProtect uses of that instruction only when AVX2 is available.","shortMessageHtmlLink":"x86: avoid SIGILL in CPUs with AVX but without AVX2 (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2382674456\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/256\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/256/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/256\">#256</a>)"}},{"before":"0a74f16beace482ea33ee00cd589cadc5e0ae252","after":"460f02a1b811db3a92b7e25b81115b60f98461bf","ref":"refs/heads/master","pushedAt":"2024-07-02T05:34:38.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"x86: check for extended function availability before using (#255)\n\nCPUs older than Pentium 4 do not support this functionality and\r\nwill return possibly bogus values, so first query the CPU for the\r\nmax value supported.\r\n\r\nWhile at it, add a workaround for some buggy CPUs for leaf 1 which\r\ncould also result in incorrect detection because of stale data.","shortMessageHtmlLink":"x86: check for extended function availability before using (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2382333181\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/255\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/255/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/255\">#255</a>)"}},{"before":"7b0fd86bd5d978968607f8515d15ddfc519ae779","after":"0a74f16beace482ea33ee00cd589cadc5e0ae252","ref":"refs/heads/master","pushedAt":"2024-06-29T16:37:01.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"x86: improve execute_cpuid() portability (#251)\n\nUse the intrinsic for the Intel Compiler and simplify logic to\r\nuse by default a syntax agnostic version.\r\n\r\nWhile at it, do a minor simplification for TinyCC on a related\r\nutility function.","shortMessageHtmlLink":"x86: improve execute_cpuid() portability (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2374572027\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/251\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/251/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/251\">#251</a>)"}},{"before":"31cfa2fef2c7e7270761c6c802c5714d173e7fba","after":"7b0fd86bd5d978968607f8515d15ddfc519ae779","ref":"refs/heads/master","pushedAt":"2024-06-29T16:35:16.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"test: avoid leaking compiler on early exit (#253)","shortMessageHtmlLink":"test: avoid leaking compiler on early exit (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2381754839\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/253\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/253/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/253\">#253</a>)"}},{"before":"06a5bafd7c0932187de67e77c62c665edab017ee","after":"31cfa2fef2c7e7270761c6c802c5714d173e7fba","ref":"refs/heads/master","pushedAt":"2024-06-28T20:50:07.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Add shuffle support for LoongArch (#252)","shortMessageHtmlLink":"Add shuffle support for LoongArch (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2380449737\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/252\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/252/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/252\">#252</a>)"}},{"before":"5ad254111785114799be41b02d08cf516218b1af","after":"06a5bafd7c0932187de67e77c62c665edab017ee","ref":"refs/heads/master","pushedAt":"2024-06-28T17:52:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Initial implementation of riscv simd","shortMessageHtmlLink":"Initial implementation of riscv simd"}},{"before":"6128486813b070153aab60bc940e0eba73b5ca67","after":"5ad254111785114799be41b02d08cf516218b1af","ref":"refs/heads/master","pushedAt":"2024-06-25T11:04:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"x86: improve execute_get_xcr0_low() portability (#250)\n\nUse the intrinsic also for the Intel Compiler and special case\r\nTCC which has incomplete support on its Inline Assembler.\r\n\r\nWhile at it, improve the code used by default to also provide\r\nIntel syntax.","shortMessageHtmlLink":"x86: improve execute_get_xcr0_low() portability (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2371598562\" data-permission-text=\"Title is private\" data-url=\"https://github.com/zherczeg/sljit/issues/250\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/zherczeg/sljit/pull/250/hovercard\" href=\"https://github.com/zherczeg/sljit/pull/250\">#250</a>)"}},{"before":"fcade55c27edb33038153b02c0afa9ba346c6f48","after":"6128486813b070153aab60bc940e0eba73b5ca67","ref":"refs/heads/master","pushedAt":"2024-06-21T11:39:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Implement atomic store on ppc and mips","shortMessageHtmlLink":"Implement atomic store on ppc and mips"}},{"before":"8bcd711708fd429eeefe24031c6a5f4decb2e4c5","after":"fcade55c27edb33038153b02c0afa9ba346c6f48","ref":"refs/heads/master","pushedAt":"2024-06-21T07:04:06.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Update atomic on s390x","shortMessageHtmlLink":"Update atomic on s390x"}},{"before":"bd221f0e862b286813d9ed2a76fe1506906ace88","after":"8bcd711708fd429eeefe24031c6a5f4decb2e4c5","ref":"refs/heads/master","pushedAt":"2024-06-21T06:12:54.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Rework atomic load/store","shortMessageHtmlLink":"Rework atomic load/store"}},{"before":"c2e49625e4be2f1e62263044527fe83cce88d2f2","after":"bd221f0e862b286813d9ed2a76fe1506906ace88","ref":"refs/heads/master","pushedAt":"2024-06-19T12:44:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Support non-overlaping vector registers","shortMessageHtmlLink":"Support non-overlaping vector registers"}},{"before":"68bb7c7ccf277c3f6c98c2481204a0700abff254","after":"c2e49625e4be2f1e62263044527fe83cce88d2f2","ref":"refs/heads/master","pushedAt":"2024-06-14T10:49:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"zherczeg","name":"Zoltan Herczeg","path":"/zherczeg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2270193?s=80&v=4"},"commit":{"message":"Fix incorrect argument order in x86 sljit_emit_simd_lane_mov","shortMessageHtmlLink":"Fix incorrect argument order in x86 sljit_emit_simd_lane_mov"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0wMlQwODo1Njo0NS4wMDAwMDBazwAAAASqYP6D","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0wMlQwODo1Njo0NS4wMDAwMDBazwAAAASqYP6D","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNi0xNFQxMDo0OTozMy4wMDAwMDBazwAAAARlXFn1"}},"title":"Activity · zherczeg/sljit"}