forked from open-simh/simh
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathpdp6_dtc.c
1301 lines (1188 loc) · 52.6 KB
/
pdp6_dtc.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/* pdp10_dtc.c: 18b 551 DECtape simulator
Copyright (c) 2017 Richard Cornwell
Based on PDP18B/pdp18b_dt.c by:
Copyright (c) 1993-2017, Robert M Supnik
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
to deal in the Software without restriction, including without limitation
the rights to use, copy, modify, merge, publish, distribute, sublicense,
and/or sell copies of the Software, and to permit persons to whom the
Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
RICHARD CORNWELL BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
Except as contained in this notice, the name of Robert M Supnik shall not be
used in advertising or otherwise to promote the sale, use or other dealings
in this Software without prior written authorization from Robert M Supnik.
Except as contained in this notice, the name of Richard Cornwell shall not be
used in advertising or otherwise to promote the sale, use or other dealings
in this Software without prior written authorization from Richard Cornwell.
dt (PDP-4, PDP-7) Type 550/555 DECtape
(PDP-6) Type 551 Dectape
(PDP-9) TC02/TU55 DECtape
(PDP-10) TD10/TU55 DECtape
(PDP-15) TC15/TU56 DECtape
18b DECtapes are represented in memory by fixed length buffer of 32b words.
Three file formats are supported:
18b/36b 256 words per block [256 x 18b]
16b 256 words per block [256 x 16b]
12b 129 words per block [129 x 12b]
When a 16b or 12b DECtape file is read in, it is converted to 18b/36b format.
DECtape motion is measured in 3b lines. Time between lines is 33.33us.
Tape density is nominally 300 lines per inch. The format of a DECtape (as
taken from the PDP-7 formatter) is:
reverse end zone 7144 reverse end zone codes ~ 12 feet
reverse buffer 200 interblock codes
block 0
:
block n
forward buffer 200 interblock codes
forward end zone 7144 forward end zone codes ~ 12 feet
A block consists of five 18b header words, a tape-specific number of data
words, and five 18b trailer words. All systems except the PDP-8 use a
standard block length of 256 words; the PDP-8 uses a standard block length
of 86 words (x 18b = 129 words x 12b). PDP-4/7 DECtapes came in two
formats. The first 5 controllers used a 4 word header/trailer (missing
word 0/4). All later serial numbers used the standard header. The later,
standard header/trailer is simulated here.
Because a DECtape file only contains data, the simulator cannot support
write timing and mark track and can only do a limited implementation
of read all and write all. Read all assumes that the tape has been
conventionally written forward:
header word 0 0
header word 1 block number (for forward reads)
header words 2,3 0
header word 4 checksum (for reverse reads)
:
trailer word 4 checksum (for forward reads)
trailer words 3,2 0
trailer word 1 block number (for reverse reads)
trailer word 0 0
Write all writes only the data words and dumps the interblock words in the
bit bucket.
*/
#include "kx10_defs.h"
#ifndef NUM_DEVS_DTC
#define NUM_DEVS_DTC 0
#endif
#if (NUM_DEVS_DTC > 0)
#define DTC_DEVNUM 0210
#define DTC_NUMDR 8 /* #drives */
#define UNIT_V_8FMT (UNIT_V_UF + 0) /* 12b format */
#define UNIT_V_11FMT (UNIT_V_UF + 1) /* 16b format */
#define UNIT_8FMT (1 << UNIT_V_8FMT)
#define UNIT_11FMT (1 << UNIT_V_11FMT)
/* System independent DECtape constants */
#define DT_LPERMC 6 /* lines per mark track */
#define DT_BLKWD 1 /* blk no word in h/t */
#define DT_CSMWD 4 /* checksum word in h/t */
#define DT_HTWRD 5 /* header/trailer words */
#define DT_EZLIN (8192 * DT_LPERMC) /* end zone length */
#define DT_BFLIN (200 * DT_LPERMC) /* buffer length */
#define DT_BLKLN (DT_BLKWD * DT_LPERMC) /* blk no line in h/t */
#define DT_CSMLN (DT_CSMWD * DT_LPERMC) /* csum line in h/t */
#define DT_HTLIN (DT_HTWRD * DT_LPERMC) /* header/trailer lines */
/* 16b, 18b, 36b DECtape constants */
#define D18_WSIZE 6 /* word size in lines */
#define D18_BSIZE 256 /* block size in 18b */
#define D18_TSIZE 578 /* tape size */
#define D18_LPERB (DT_HTLIN + (D18_BSIZE * DT_WSIZE) + DT_HTLIN)
#define D18_FWDEZ (DT_EZLIN + (D18_LPERB * D18_TSIZE))
#define D18_CAPAC (D18_TSIZE * D18_BSIZE) /* tape capacity */
#define D11_FILSIZ (D18_CAPAC * sizeof (int16))
/* 12b DECtape constants */
#define D8_WSIZE 4 /* word size in lines */
#define D8_BSIZE 86 /* block size in 18b */
#define D8_TSIZE 1474 /* tape size */
#define D8_LPERB (DT_HTLIN + (D8_BSIZE * DT_WSIZE) + DT_HTLIN)
#define D8_FWDEZ (DT_EZLIN + (D8_LPERB * D8_TSIZE))
#define D8_CAPAC (D8_TSIZE * D8_BSIZE) /* tape capacity */
#define D8_NBSIZE ((D8_BSIZE * D18_WSIZE) / D8_WSIZE)
#define D8_FILSIZ (D8_NBSIZE * D8_TSIZE * sizeof (int16))
/* This controller */
#define DT_CAPAC D18_CAPAC /* default */
#define DT_WSIZE D18_WSIZE
/* Calculated constants, per unit */
#define DTU_BSIZE(u) (((u)->flags & UNIT_8FMT)? D8_BSIZE: D18_BSIZE)
#define DTU_TSIZE(u) (((u)->flags & UNIT_8FMT)? D8_TSIZE: D18_TSIZE)
#define DTU_LPERB(u) (((u)->flags & UNIT_8FMT)? D8_LPERB: D18_LPERB)
#define DTU_FWDEZ(u) (((u)->flags & UNIT_8FMT)? D8_FWDEZ: D18_FWDEZ)
#define DTU_CAPAC(u) (((u)->flags & UNIT_8FMT)? D8_CAPAC: D18_CAPAC)
#define DT_LIN2BL(p,u) (((p) - DT_EZLIN) / DTU_LPERB (u))
#define DT_LIN2OF(p,u) (((p) - DT_EZLIN) % DTU_LPERB (u))
#define DT_LIN2WD(p,u) ((DT_LIN2OF (p,u) - DT_HTLIN) / DT_WSIZE)
#define DT_BLK2LN(p,u) (((p) * DTU_LPERB (u)) + DT_EZLIN)
#define DT_QREZ(u) (((u)->pos) < DT_EZLIN)
#define DT_QFEZ(u) (((u)->pos) >= ((uint32) DTU_FWDEZ (u)))
#define DT_QEZ(u) (DT_QREZ (u) || DT_QFEZ (u))
/* Command register, status A */
#define CMD u3
#define DTC_FLAG_PIA 07 /* PI Channel */
#define DTC_V_UNIT 3 /* unit select */
#define DTC_M_UNIT 07
#define DTC_V_FNC 6
#define DTC_M_FNC 07
#define FNC_MOVE 00 /* move */
#define FNC_RALL 01 /* read all */
#define FNC_SRCH 02 /* search */
#define FNC_READ 03 /* read */
#define FNC_WMRK 04 /* write timing */
#define FNC_WALL 05 /* write All */
#define FNC_WBLK 06 /* Write Block */
#define FNC_WRIT 07 /* write data */
#define DTC_DELAY 0003000 /* Initial delay time */
#define DTC_TIME 0004000 /* Delay */
#define DTC_RVDRV 0010000 /* Move unit reverse */
#define DTC_START 0020000 /* Start unit */
#define DTC_JDONE 0040000 /* Enable Job done */
#define DTC_ETF 0100000 /* Enable End of tape flag */
#define DTC_SEL 0200000 /* Select unit */
/* Flags in lower bits of u3 (unit position) */
#define DTC_FNC_STOP 010 /* Unit stopping */
#define DTC_FNC_START DTC_START /* Start unit motion */
#define DTC_FNC_REV DTC_RVDRV /* Unit to change direction */
#define DTC_GETFNC(x) (((x) >> DTC_V_FNC) & DTC_M_FNC)
#define DTC_GETUNI(x) (((x) >> DTC_V_UNIT) & DTC_M_UNIT)
/* Status register B */
#define DTB_DONE 0000001
#define DTB_EOT 0000002
#define DTB_ILL 0000004
#define DTB_PAR 0000010
#define DTB_TIME 0000020
#define DTB_WR 0000040
#define DTB_INCBLK 0000100
#define DTB_NULL 0000200
#define DTB_ACT 0000400
#define DTB_REQ 0001000
#define DTB_DLY 0002000
#define DSTATE u5 /* Dectape current state */
/* Current Dectape state in u5 */
#define DTC_FEND 0 /* Tape in endzone */
#define DTC_FBLK 1 /* In forward block number */
#define DTC_FCHK 2 /* In forward checksum */
#define DTC_BLOCK 3 /* In block */
#define DTC_RCHK 4 /* In reverse checksum */
#define DTC_RBLK 5 /* In reverse block number */
#define DTC_REND 7 /* In final endzone */
#define DTC_MOTMASK 0370
#define DTC_MOT 0010 /* Tape in motion */
#define DTC_REV 0020 /* Tape in reverse */
#define DTC_XFR 0040 /* Tranfer block */
#define DTC_STOP 0100 /* Tape to stop */
#define DTC_ACCL 0200 /* Tape accel or decl */
#define DTC_V_WORD 8 /* Shift for word count */
#define DTC_M_WORD 0177 /* 128 words per block */
#define DTC_V_BLK 16 /* Shift for Block number */
#define DTC_M_BLK 01777 /* Block mask */
#define DELAY u4 /* Hold delay time in DT WORDS */
/* Logging */
#define LOG_MS 00200 /* move, search */
#define LOG_RW 00400 /* read, write */
#define LOG_RA 01000 /* read all */
#define LOG_BL 02000 /* block # lblk */
#define ABS(x) (((x) < 0)? (-(x)): (x))
#define DT_WRDTIM 15000
#define WRITTEN u6
int32 dtc_dtsa = 0; /* status A */
int32 dtc_dtsb = 0; /* status B */
int dtc_dct = 0;
t_stat dtc_devio(uint32 dev, uint64 *data);
t_stat dtc_svc (UNIT *uptr);
t_stat dtc_boot(int32 unit_num, DEVICE * dptr);
t_stat dtc_set_dct (UNIT *, int32, CONST char *, void *);
t_stat dtc_show_dct (FILE *, UNIT *, int32, CONST void *);
t_stat dtc_reset (DEVICE *dptr);
t_stat dtc_attach (UNIT *uptr, CONST char *cptr);
void dtc_flush (UNIT *uptr);
t_stat dtc_detach (UNIT *uptr);
/* DT data structures
dtc_dev DTC device descriptor
dtc_unit DTC unit list
dtc_reg DTC register list
dtc_mod DTC modifier list
*/
#if !PDP6
#define D DEV_DIS
#else
#define D 0
#endif
DIB dtc_dib = { DTC_DEVNUM, 2, &dtc_devio, NULL};
UNIT dtc_unit[] = {
{ UDATA (&dtc_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+
UNIT_ROABLE, DT_CAPAC) },
{ UDATA (&dtc_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+
UNIT_ROABLE, DT_CAPAC) },
{ UDATA (&dtc_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+
UNIT_ROABLE, DT_CAPAC) },
{ UDATA (&dtc_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+
UNIT_ROABLE, DT_CAPAC) },
{ UDATA (&dtc_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+
UNIT_ROABLE, DT_CAPAC) },
{ UDATA (&dtc_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+
UNIT_ROABLE, DT_CAPAC) },
{ UDATA (&dtc_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+
UNIT_ROABLE, DT_CAPAC) },
{ UDATA (&dtc_svc, UNIT_FIX+UNIT_ATTABLE+UNIT_DISABLE+
UNIT_ROABLE, DT_CAPAC) }
};
REG dtc_reg[] = {
{ ORDATA (DTSA, dtc_dtsa, 18) },
{ URDATA (POS, dtc_unit[0].pos, 10, T_ADDR_W, 0,
DTC_NUMDR, PV_LEFT | REG_RO) },
{ NULL }
};
MTAB dtc_mod[] = {
{ MTAB_XTD|MTAB_VUN, 0, "write enabled", "WRITEENABLED",
&set_writelock, &show_writelock, NULL, "Write enable tape drive" },
{ MTAB_XTD|MTAB_VUN, 1, NULL, "LOCKED",
&set_writelock, NULL, NULL, "Write lock tape drive" },
{ UNIT_8FMT + UNIT_11FMT, 0, "18b", NULL, NULL },
{ UNIT_8FMT + UNIT_11FMT, UNIT_8FMT, "12b", NULL, NULL },
{ UNIT_8FMT + UNIT_11FMT, UNIT_11FMT, "16b", NULL, NULL },
{ MTAB_XTD|MTAB_VDV|MTAB_VALR, 0, "DCT", "DCT",
&dtc_set_dct, &dtc_show_dct, NULL},
{ 0 }
};
DEBTAB dtc_deb[] = {
{ "CMD", DEBUG_CMD, "Show command execution to devices"},
{ "DATA", DEBUG_DATA, "Show data transfers"},
{ "DETAIL", DEBUG_DETAIL, "Show details about device"},
{ "EXP", DEBUG_EXP, "Show exception information"},
{ "CONI", DEBUG_CONI, "Show coni instructions"},
{ "CONO", DEBUG_CONO, "Show cono instructions"},
{ "DATAIO", DEBUG_DATAIO, "Show datai and datao instructions"},
{ "MOTION", LOG_MS },
{ "DATA", LOG_RW },
{ "READALL", LOG_RA },
{ "BLOCK", LOG_BL },
{ NULL, 0 }
};
DEVICE dtc_dev = {
"DTC", dtc_unit, dtc_reg, dtc_mod,
DTC_NUMDR, 8, 24, 1, 8, 18,
NULL, NULL, &dtc_reset, &dtc_boot, &dtc_attach, &dtc_detach,
&dtc_dib, DEV_DISABLE | DEV_DEBUG | D, 0,
dtc_deb, NULL, NULL
};
int delay[] = { 0, 50, 100, 500 };
/* IOT routines */
t_stat
dtc_devio(uint32 dev, uint64 *data) {
int i;
switch(dev & 07) {
case CONI:
*data = (uint64)dtc_dtsa;
sim_debug(DEBUG_CONI, &dtc_dev, "DTC %03o CONI %06o PC=%o\n",
dev, (uint32)*data, PC);
break;
case CONO:
clr_interrupt(dev);
/* Copy over command and priority */
dtc_dtsa = *data & (DTC_FLAG_PIA|(DTC_M_FNC << DTC_V_FNC)|DTC_TIME|DTC_RVDRV| \
DTC_START|DTC_JDONE|DTC_ETF|DTC_SEL);
dtc_dtsb = 0;
sim_debug(DEBUG_CONO, &dtc_dev, "DTC %03o CONO %06o PC=%o\n",
dev, (uint32)*data, PC);
i = DTC_GETUNI(*data);
#if DTC_NUMDR < 8
if (i >= DTC_NUMDR) {
dtc_dtsb |= DTB_ILL;
set_interrupt(DTC_DEVNUM, dtc_dtsa);
return SCPE_OK;
}
#endif
if (*data & DTC_DELAY) {
dtc_dtsb |= DTB_DLY;
dtc_unit[i].DELAY = delay[(*data >> 9) & 3];
}
/* Check if we are selecting a drive or not */
if (*data & DTC_SEL) {
if ((dtc_unit[i].flags & UNIT_ATT) == 0) {
dtc_dtsb |= DTB_ILL;
set_interrupt(DTC_DEVNUM, dtc_dtsa);
return SCPE_OK;
}
if ((*data & DTC_START) != 0) {
/* Start the unit if not already running */
dtc_unit[i].CMD = (dtc_dtsa & 0377707);
if ((dtc_unit[i].DSTATE & DTC_MOT) == 0) {
if (!sim_is_active(&dtc_unit[i])) {
sim_activate(&dtc_unit[i], 10000);
}
}
} else {
dtc_unit[i].CMD |= DTC_FNC_STOP;
}
dtc_dtsb |= DTB_REQ;
} else {
/* If not selecting, but delaying, give it to a unit to handle */
if (dtc_dtsb & DTB_DLY) {
dtc_unit[i].CMD = (dtc_dtsa & 0007007);
if ((dtc_unit[i].DSTATE & DTC_MOT) == 0) {
if (!sim_is_active(&dtc_unit[i])) {
sim_activate(&dtc_unit[i], 10000);
}
}
}
/* Not selecting any, stop all */
for (i = 0; i < DTC_NUMDR; i++)
dtc_unit[i].CMD = DTC_FNC_STOP;
dtc_dtsb |= DTB_NULL;
}
break;
case DATAI:
break;
case DATAO:
break;
case CONI|04:
*data = dtc_dtsb;
sim_debug(DEBUG_CONI, &dtc_dev, "DTB %03o CONI %012llo PC=%o\n",
dev, *data, PC);
break;
case CONO|04:
break;
case DATAI|4:
break;
case DATAO|4:
break;
}
return SCPE_OK;
}
/* Unit service
Unit must be attached, detach cancels operation
*/
t_stat
dtc_svc (UNIT *uptr)
{
int word;
uint64 data = 0;
uint32 *fbuf = (uint32 *) uptr->filebuf; /* file buffer */
int u = uptr-dtc_unit;
int blk;
int off;
/*
* Check if in motion or stopping.
*/
if (uptr->DSTATE & DTC_MOT) {
/* Check if stoping */
if ((uptr->CMD & DTC_FNC_STOP) != 0) {
/* Stop delay */
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o stopping\n", u);
sim_activate(uptr, DT_WRDTIM*10);
uptr->DSTATE &= ~(DTC_MOT);
blk = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
uptr->DSTATE = (0100 << DTC_V_WORD) | DTC_BLOCK | (uptr->DSTATE & DTC_MOTMASK);
if (uptr->DSTATE & DTC_REV) {
if (blk <= 0) {
blk = 0;
uptr->DSTATE = DTC_FEND | (uptr->DSTATE & DTC_MOTMASK);
} else {
blk--;
}
} else {
if (blk <= 01100)
blk++;
}
dtc_dtsb |= DTB_DONE;
if ((uptr->CMD & DTC_JDONE) != 0)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
/* If we were delaying, all done, notify CPU if it asked to know */
if ((dtc_dtsb & DTB_DLY) != 0) {
uptr->DELAY = 0;
dtc_dtsb |= DTB_TIME;
dtc_dtsb &= ~DTB_DLY;
if(uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
dtc_dtsb &= ~(DTB_REQ|DTB_ACT);
dtc_dtsb |= DTB_NULL;
uptr->CMD &= 077077;
uptr->DSTATE |= (blk << DTC_V_BLK);
return SCPE_OK;
}
/* Set tape to move in correct direction */
if (uptr->CMD & DTC_RVDRV) {
if ((uptr->DSTATE & DTC_REV) == 0) {
sim_activate(uptr, DT_WRDTIM*10);
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o reversing\n", u);
uptr->DSTATE |= DTC_REV;
uptr->DELAY -= 10;
return SCPE_OK;
}
} else {
if ((uptr->DSTATE & DTC_REV) != 0) {
sim_activate(uptr, DT_WRDTIM*10);
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o reversing\n", u);
uptr->DSTATE &= ~DTC_REV;
uptr->DELAY -= 10;
return SCPE_OK;
}
}
/* Moving in reverse direction */
if (uptr->DSTATE & DTC_REV) {
switch (uptr->DSTATE & 7) {
case DTC_FEND: /* Tape in endzone */
/* Set stop */
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o rev forward end\n", u);
dtc_dtsb |= DTB_EOT|DTB_NULL;
dtc_dtsb &= ~(DTB_REQ|DTB_ACT);
if (uptr->CMD & DTC_ETF)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
uptr->CMD |= DTC_FNC_STOP;
sim_activate(uptr, DT_WRDTIM*10);
if ((dtc_dtsb & DTB_DLY) != 0) {
uptr->DELAY = 0;
dtc_dtsb &= ~DTB_DLY;
dtc_dtsb |= DTB_TIME;
if (uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
break;
case DTC_FBLK: /* In forward block number */
sim_activate(uptr,DT_WRDTIM);
uptr->DELAY --;
word = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
word--;
if (word <= 0)
uptr->DSTATE = DTC_FEND | (uptr->DSTATE & DTC_MOTMASK);
else
uptr->DSTATE = DTC_RBLK|(word << DTC_V_BLK) | (uptr->DSTATE & DTC_MOTMASK);
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o rev forward block\n", u);
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_RALL:
if (dtc_dtsb & DTB_ACT) {
if (dct_write(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
}
break;
case FNC_READ:
case FNC_WRIT:
if (dtc_dtsb & DTB_REQ) {
dtc_dtsb &= ~DTB_REQ;
dtc_dtsb |= DTB_ACT;
}
break;
case FNC_SRCH:
case FNC_MOVE:
break;
case FNC_WALL:
case FNC_WBLK:
(void)dct_read(dtc_dct, &data, 6);
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
break;
}
break;
case DTC_FCHK: /* In forward checksum */
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o rev forward check\n", u);
sim_activate(uptr,DT_WRDTIM*2);
/* Disconnect if DCT no longer attached */
if ((dtc_dtsb & DTB_ACT) != 0 && dct_is_connect(dtc_dct) == 0)
dtc_dtsb |= DTB_DONE;
uptr->DELAY -= 2;
word = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
uptr->DSTATE = DTC_FBLK|(word << DTC_V_BLK) | (uptr->DSTATE & DTC_MOTMASK);
if ((dtc_dtsb & DTB_DLY) != 0) {
if (uptr->DELAY < 0) {
dtc_dtsb &= ~DTB_DLY;
dtc_dtsb |= DTB_TIME;
if (uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
break;
}
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_RALL:
if (dtc_dtsb & DTB_ACT) {
blk = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
if (blk < 075)
data = 0721200220107LL;
else if (blk > 075)
data = 0721200233107LL;
else
data = 0577777777777LL;
if (dct_write(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
}
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
break;
case FNC_SRCH:
case FNC_WRIT:
case FNC_WALL:
case FNC_READ:
case FNC_WBLK:
case FNC_MOVE:
break;
}
break;
case DTC_BLOCK: /* In block */
uptr->DELAY --;
sim_activate(uptr,DT_WRDTIM);
blk = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
word = (uptr->DSTATE >> DTC_V_WORD) & DTC_M_WORD;
off = ((blk << 7) + word) << 1;
/* Check if at end of block */
if (word == 0) {
uptr->DSTATE &= ~((DTC_M_WORD << DTC_V_WORD) | 7);
uptr->DSTATE |= DTC_FCHK; /* Move to Checksum */
} else {
uptr->DSTATE &= ~(DTC_M_WORD << DTC_V_WORD);
uptr->DSTATE |= (word - 1) << DTC_V_WORD;
}
if ((dtc_dtsb & DTB_DLY) || (dtc_dtsb & DTB_ACT) == 0)
break;
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_MOVE:
case FNC_SRCH:
case FNC_WBLK:
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
break;
case FNC_RALL:
case FNC_READ:
data = ((uint64)fbuf[off]) << 18;
data |= ((uint64)fbuf[off+1]);
if (dct_write(dtc_dct, &data, 6) == 0) {
dtc_dtsb &= ~DTB_ACT;
dtc_dtsb |= DTB_INCBLK|DTB_DONE;
}
break;
case FNC_WRIT:
case FNC_WALL:
if (dct_read(dtc_dct, &data, 6) == 0) {
dtc_dtsb &= ~DTB_ACT;
dtc_dtsb |= DTB_INCBLK|DTB_DONE;
}
fbuf[off] = (data >> 18) & RMASK;
fbuf[off+1] = data & RMASK;
uptr->WRITTEN = 1;
uptr->hwmark = uptr->capac;
break;
}
sim_debug(DEBUG_DETAIL, &dtc_dev,
"DTC %o rev data word %o:%o %012llo %d %06o %06o\n",
u, blk, word, data, off, fbuf[off], fbuf[off+1]);
break;
case DTC_RCHK: /* In reverse checksum */
sim_activate(uptr,DT_WRDTIM*2);
uptr->DELAY -= 2;
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o rev reverse check %06o %06o\n",
u, uptr->CMD, dtc_dtsb);
word = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
uptr->DSTATE = DTC_BLOCK|(word << DTC_V_BLK)|(DTC_M_WORD << DTC_V_WORD) |
(uptr->DSTATE & DTC_MOTMASK);
if ((dtc_dtsb & DTB_ACT) != 0 && dct_is_connect(dtc_dct) == 0)
dtc_dtsb |= DTB_DONE;
if ((dtc_dtsb & DTB_DLY) != 0) {
if (uptr->DELAY < 0) {
dtc_dtsb &= ~DTB_DLY;
dtc_dtsb |= DTB_TIME;
if (uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
break;
}
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_WRIT:
case FNC_WALL:
case FNC_SRCH:
case FNC_RALL:
case FNC_MOVE:
case FNC_READ:
case FNC_WBLK:
if (dtc_dtsb & DTB_REQ) {
dtc_dtsb |= DTB_ACT;
dtc_dtsb &= ~(DTB_REQ|DTB_NULL);
}
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
break;
}
break;
case DTC_RBLK: /* In reverse block number */
sim_activate(uptr,DT_WRDTIM*2);
uptr->DELAY -= 2;
word = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
data = (uint64)word;
uptr->DSTATE = DTC_RCHK|(word << DTC_V_BLK)|(DTC_M_WORD << DTC_V_WORD) |
(uptr->DSTATE & DTC_MOTMASK);
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o rev reverse block %04o\n", u, word);
dtc_dtsb &= ~DTB_EOT;
if ((dtc_dtsb & DTB_DLY) != 0) {
if (uptr->DELAY < 0) {
dtc_dtsb &= ~DTB_DLY;
dtc_dtsb |= DTB_TIME;
if (uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
break;
}
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_MOVE:
case FNC_READ:
case FNC_WMRK:
case FNC_WRIT:
break;
case FNC_RALL:
if (dtc_dtsb & DTB_ACT && dct_write(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
break;
case FNC_SRCH:
if (dtc_dtsb & DTB_ACT) {
(void)dct_write(dtc_dct, &data, 6);
dtc_dtsb |= DTB_DONE;
}
break;
case FNC_WALL:
case FNC_WBLK:
if (dtc_dtsb & DTB_ACT) {
(void)dct_read(dtc_dct, &data, 6);
dtc_dtsb |= DTB_DONE;
}
break;
}
if (dtc_dtsb & DTB_REQ) {
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o activate\n", u);
dtc_dtsb &= ~(DTB_REQ|DTB_NULL);
dtc_dtsb |= DTB_ACT;
}
break;
case DTC_REND: /* In final endzone */
sim_activate(uptr, DT_WRDTIM*10);
uptr->DELAY -= 10;
word = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
word--;
uptr->DSTATE = DTC_RBLK|(word << DTC_V_BLK) | (uptr->DSTATE & DTC_MOTMASK);
dtc_dtsb &= ~DTB_EOT;
break;
}
} else {
/* Moving in forward direction */
switch (uptr->DSTATE & 7) {
case DTC_FEND: /* Tape in endzone */
sim_activate(uptr, DT_WRDTIM*10);
uptr->DELAY -= 10;
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o forward end\n", u);
/* Move to first block */
uptr->DSTATE = DTC_FBLK | (uptr->DSTATE & DTC_MOTMASK);
break;
case DTC_FBLK: /* In forward block number */
uptr->DELAY -= 2;
sim_activate(uptr,DT_WRDTIM*2);
dtc_dtsb &= ~DTB_EOT;
word = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
uptr->DSTATE = DTC_FCHK|(word << DTC_V_BLK) | (uptr->DSTATE & DTC_MOTMASK);
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o forward block %04o %06o\n",
u, word, dtc_dtsb);
data = (uint64)word;
if ((dtc_dtsb & DTB_DLY) != 0) {
if (uptr->DELAY < 0) {
dtc_dtsb &= ~DTB_DLY;
dtc_dtsb |= DTB_TIME;
if (uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
break;
}
if ((dtc_dtsb & DTB_ACT) != 0 && dct_is_connect(dtc_dct) == 0)
dtc_dtsb |= DTB_DONE;
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_SRCH:
if (dtc_dtsb & DTB_ACT) {
(void)dct_write(dtc_dct, &data, 6);
dtc_dtsb |= DTB_DONE;
}
break;
case FNC_RALL:
if ((dtc_dtsb & DTB_ACT) != 0 && dct_write(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
break;
case FNC_READ:
case FNC_WRIT:
if (dtc_dtsb & DTB_REQ) {
dtc_dtsb &= ~(DTB_REQ|DTB_NULL);
dtc_dtsb |= DTB_ACT;
}
break;
case FNC_MOVE:
break;
case FNC_WALL:
case FNC_WBLK:
(void)dct_read(dtc_dct, &data, 6);
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
break;
}
break;
case DTC_FCHK: /* In forward checksum */
uptr->DELAY -= 2;
sim_activate(uptr,DT_WRDTIM*2);
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o forward check %06o\n", u, dtc_dtsb);
uptr->DSTATE &= ~7;
uptr->DSTATE |= DTC_BLOCK; /* Move to datablock */
if ((dtc_dtsb & DTB_ACT) != 0 && dct_is_connect(dtc_dct) == 0)
dtc_dtsb |= DTB_DONE;
if ((dtc_dtsb & DTB_DLY) != 0) {
if (uptr->DELAY < 0) {
dtc_dtsb &= ~DTB_DLY;
dtc_dtsb |= DTB_TIME;
if (uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
break;
}
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_RALL:
if (dtc_dtsb & DTB_ACT) {
blk = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
if (blk < 075)
data = 0721200220107LL;
else if (blk > 075)
data = 0721200233107LL;
else
data = 0577777777777LL;
if (dct_write(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
}
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
break;
case FNC_SRCH:
case FNC_WRIT:
case FNC_WALL:
case FNC_READ:
case FNC_WBLK:
if (dtc_dtsb & DTB_REQ) {
dtc_dtsb &= ~(DTB_REQ|DTB_NULL);
dtc_dtsb |= DTB_ACT;
}
break;
case FNC_MOVE:
break;
}
break;
case DTC_BLOCK: /* In block */
uptr->DELAY --;
sim_activate(uptr,DT_WRDTIM);
blk = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
word = (uptr->DSTATE >> DTC_V_WORD) & DTC_M_WORD;
off = ((blk << 7) + word) << 1;
/* Check if at end of block */
if (word == DTC_M_WORD) {
uptr->DSTATE &= ~7;
uptr->DSTATE |= DTC_RCHK; /* Move to checksum */
} else {
uptr->DSTATE &= ~(DTC_M_WORD << DTC_V_WORD);
uptr->DSTATE |= (word + 1) << DTC_V_WORD;
}
if (dtc_dtsb & DTB_DLY)
break;
if ((dtc_dtsb & DTB_ACT) == 0)
break;
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_MOVE:
case FNC_SRCH:
case FNC_WALL:
case FNC_WBLK:
break;
case FNC_RALL:
case FNC_READ:
data = ((uint64)fbuf[off]) << 18;
data |= (uint64)fbuf[off+1];
if (dct_write(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
break;
case FNC_WRIT:
if (dct_read(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
fbuf[off] = (data >> 18) & RMASK;
fbuf[off+1] = data & RMASK;
uptr->WRITTEN = 1;
uptr->hwmark = uptr->capac;
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
break;
}
sim_debug(DEBUG_DETAIL, &dtc_dev,
"DTC %o data word %o:%o %012llo %d %06o %06o\n",
u, blk, word, data, off, fbuf[off], fbuf[off+1]);
break;
case DTC_RCHK: /* In reverse checksum */
uptr->DELAY -=2;
sim_activate(uptr,DT_WRDTIM*2);
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o reverse check\n", u);
uptr->DSTATE &= ~(DTC_M_WORD << DTC_V_WORD) | 7;
uptr->DSTATE |= DTC_RBLK; /* Move to end of block */
if ((dtc_dtsb & DTB_ACT) != 0 && dct_is_connect(dtc_dct) == 0)
dtc_dtsb |= DTB_DONE;
if ((dtc_dtsb & DTB_DLY) != 0) {
if (uptr->DELAY < 0) {
dtc_dtsb &= ~DTB_DLY;
dtc_dtsb |= DTB_TIME;
if (uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
break;
}
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_RALL:
if (dtc_dtsb & DTB_ACT) {
blk = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
if (blk < 073)
data = 0721200220107LL;
else
data = 0721200233107LL;
if (dct_write(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
}
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
break;
case FNC_SRCH:
case FNC_WRIT:
case FNC_WALL:
case FNC_READ:
case FNC_WBLK:
case FNC_MOVE:
break;
}
break;
case DTC_RBLK: /* In reverse block number */
uptr->DELAY -=2;
sim_activate(uptr,DT_WRDTIM*2);
word = (uptr->DSTATE >> DTC_V_BLK) & DTC_M_BLK;
word++;
if (word > 01101) {
uptr->DSTATE = DTC_REND|(word << DTC_V_BLK)|(DTC_M_WORD << DTC_V_WORD) |
(uptr->DSTATE & DTC_MOTMASK);
} else {
uptr->DSTATE = DTC_FBLK|(word << DTC_V_BLK)|(uptr->DSTATE & DTC_MOTMASK);
}
sim_debug(DEBUG_DETAIL, &dtc_dev, "DTC %o reverse block %o\n", u, word);
if ((dtc_dtsb & DTB_DLY) != 0) {
if (uptr->DELAY < 0) {
dtc_dtsb &= ~DTB_DLY;
dtc_dtsb |= DTB_TIME;
if (uptr->CMD & DTC_TIME)
set_interrupt(DTC_DEVNUM, dtc_dtsa);
}
break;
}
/* Check if DCC has disconnected */
if ((dtc_dtsb & DTB_ACT) != 0 && dct_is_connect(dtc_dct) == 0)
dtc_dtsb |= DTB_DONE;
/* Check if request pending */
if (dtc_dtsb & DTB_REQ) {
dtc_dtsb &= ~(DTB_REQ|DTB_NULL);
dtc_dtsb |= DTB_ACT;
}
switch (DTC_GETFNC(uptr->CMD)) {
case FNC_RALL:
if ((dtc_dtsb & DTB_ACT) != 0 && dct_write(dtc_dct, &data, 6) == 0)
dtc_dtsb |= DTB_DONE;
break;
case FNC_SRCH:
case FNC_MOVE:
case FNC_READ:
case FNC_WRIT:
case FNC_WALL:
case FNC_WBLK:
break;
case FNC_WMRK:
dtc_dtsb |= DTB_ILL;
set_interrupt(DTC_DEVNUM, dtc_dtsa);
break;
}
if (dtc_dtsb & DTB_REQ) {
dtc_dtsb &= ~(DTB_REQ|DTB_NULL);
dtc_dtsb |= DTB_ACT;
}