We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
vivado-library/ip/dvi2rgb/src/TWI_SlaveCtl.vhd
Line 234 in 0722144
Counter bitCount is not being reset to 7 when exiting stSAck and entering stWrite (rd_wrn = '0'). Correct by removing condition "and rd_wrn = '1'".
The text was updated successfully, but these errors were encountered:
elodg
No branches or pull requests
vivado-library/ip/dvi2rgb/src/TWI_SlaveCtl.vhd
Line 234 in 0722144
Counter bitCount is not being reset to 7 when exiting stSAck and entering stWrite (rd_wrn = '0'). Correct by removing condition "and rd_wrn = '1'".
The text was updated successfully, but these errors were encountered: