Skip to content

Latest commit

 

History

History
116 lines (90 loc) · 3.38 KB

README.md

File metadata and controls

116 lines (90 loc) · 3.38 KB
Raw

CS2410 Computer Architecture

Out-Of-Order Execution CPU Simulator Using Tomasulo Algorithm and Speculation

The project report is available for more details.

How To Run:

compiling and running the program in “run” mode:

  1. Download the project and unzip the files, if necessary.
  2. Traverse into the project directory from the terminal/command window.
  3. Run the following commands:
  make all
  make run

compiling and running the program in “debug” mode:

  1. Download the project and unzip the files, if necessary.
  2. Traverse into the project directory from the terminal/command window.
  3. Run the following commands:
  make all
  make debug

re-compiling the program:

  1. Traverse into the project directory from the terminal/command window.
  2. Run the following commands:
  make clear
  make all
  make run // or debug

modify command-line input parameters:

Makefile line 3:

  ...
  # input parameters - taken from project.pdf
  INP_FILE_NAME="prog.dat"
  NF=4 # number of instructions fetched per cycle by the fetch unit
  NI=16 # instruction queue max capacity of instructions held in the decode unit
  NW=4 # number of instructions issued per cycle to reservation stations
  NB=4 # number of common data buses
  NR=8 # number of entries available in the circular reorder buffer (ROB)
  ...

fine-tune the debug console output for the program:

Simulator::cyclePipeline (simulator.cpp line 259):

  ...
   if (debugMode) {
       cout << "\nPOST CYCLE RESULTS\n";
       // debug per cycle
       // printSimulatorMemories();
       printSimulatorDecodeInstructionQueue();
       // printSimulatorBranchLabelsTable();
       // printSimulatorBtbMap();
       // printSimulatorPhysicalRegs();
       // printSimulatorMappingTable();
       // printSimulatorFreeList();
       // printSimulatorMappingTableHistory();
       // printSimulatorFreeListHistory();
       printSimulatorReservationStations();
       printSimulatorROB();
       // printSimulatorStallCounts();
   }
  ...

Simulator::execute (simulator.cpp line 308):

  ...
       // post execution
       printSimulatorMemories();
       // printSimulatorDecodeInstructionQueue();
       // printSimulatorBranchLabelsTable();
       // printSimulatorBtbMap();
       printSimulatorPhysicalRegs();
       printSimulatorMappingTable();
       // printSimulatorFreeList();
       // printSimulatorMappingTableHistory();
       // printSimulatorFreeListHistory();
       // printSimulatorReservationStations();
       // printSimulatorROB();
       printSimulatorStallCounts();
  ...

Next Steps:

  1. Implement pipelined FPAdd and FPMul ALU execution.
  2. Refactor the branch predictor functionality to store in the branch target buffer using bits 7-4 of the hashed branch address being stored.
  3. Parameterize many variables across the program:
  • common.h: REGISTER_COUNT
  • decode.h: BTB_ENTRIES_COUNT
  • issue.h: RS_COUNT_INT, RS_COUNT_LOAD, RS_COUNT_STORE, RS_COUNT_FPADD, RS_COUNT_FPMULT, RS_COUNT_FPDIV, RS_COUNT_BU
  • execute.h: INT_LATENCY, LOAD_LATENCY, STORE_LATENCY, FPADD_LATENCY, FPMULT_LATENCY, FPDIV_LATENCY, BU_LATENCY, FPADD_IS_PIPELINED, FPMULT_IS_PIPELINED, FPDIV_IS_PIPELINED
  1. Develop a GUI using Qt framework.