You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: src/design_notebooks/2025fall/hd2609.md
+9Lines changed: 9 additions & 0 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -9,3 +9,12 @@
9
9
* Worked a few simple Verilog basics problem on the website in Powerpoint
10
10
11
11
Summary: this week is just beginning week. I plan to find a partner during next meeting. Also, I'd like to disscuss with team leader to continue work my project or restart the project this semester.
12
+
13
+
## Week of September 14th
14
+
15
+
### Project Work
16
+
17
+
* Continued to do some Verilog practice questions on the HDLBits. I finished until "Declaring wires" problem.
18
+
* Finished lab 1 this week. There are 3 more labs to be done.
19
+
20
+
Summary: This week I mainly discussed about what I continued to do next in the meeting with Darren. We plan to do on-boarding labs for a few weeks. Then we know how to test our code on board.
0 commit comments