Skip to content

Commit 568cfa8

Browse files
authored
docs(dn): Hongtai_Du_09/21/2025 (#390)
1 parent 3d9caa3 commit 568cfa8

File tree

1 file changed

+9
-0
lines changed

1 file changed

+9
-0
lines changed

src/design_notebooks/2025fall/hd2609.md

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,3 +9,12 @@
99
* Worked a few simple Verilog basics problem on the website in Powerpoint
1010

1111
Summary: this week is just beginning week. I plan to find a partner during next meeting. Also, I'd like to disscuss with team leader to continue work my project or restart the project this semester.
12+
13+
## Week of September 14th
14+
15+
### Project Work
16+
17+
* Continued to do some Verilog practice questions on the HDLBits. I finished until "Declaring wires" problem.
18+
* Finished lab 1 this week. There are 3 more labs to be done.
19+
20+
Summary: This week I mainly discussed about what I continued to do next in the meeting with Darren. We plan to do on-boarding labs for a few weeks. Then we know how to test our code on board.

0 commit comments

Comments
 (0)