New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

JLC reported issue with trace near PCB edge #1

Open

Manawyrm opened this issue Mar 26, 2021 · 0 comments

Member

Manawyrm commented Mar 26, 2021

Kenny Stier reported:

This'll probably be fixed by resubmitting (maybe without impedance control), but updated gerbers (if possible) would be ideal.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment