-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathmain.c
195 lines (180 loc) · 6.87 KB
/
main.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
/** @file
* AMD Zen x86 stub - Main C entry point.
*/
/*
* Copyright (C) 2020 Alexander Eichner <alexander.eichner@campus.tu-berlin.de>
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#include <common/cdefs.h>
#include <common/types.h>
#include <x86/x86-stub.h>
/**
* The main C entry point.
*
* @returns Nothing (never returns).
*/
void _c_start(void)
{
volatile PX86STUBMBX pMbx = (PX86STUBMBX)(uintptr_t)X86_STUB_MBX_START;
pMbx->u32MagicReqResp = X86STUB_MBX_MAGIC_READY;
asm volatile ("wbinvd");
for (;;)
{
/* Wait for a new request to arrive. */
while (pMbx->u32MagicReqResp != X86STUB_MBX_MAGIC_REQ);
asm volatile ("wbinvd");
switch (pMbx->enmReq)
{
case X86STUBMBXREQ_IOPORT_READ:
{
uint16_t IoPort = (uint16_t)pMbx->u.IoPort.u32IoPort;
switch (pMbx->u.IoPort.cbAccess)
{
case 1:
{
volatile uint8_t bVal = 0;
asm volatile ("inb %w1, %b0": "=a"(bVal) : "Nd"(IoPort));
pMbx->u.IoPort.u32Val = bVal;
break;
}
case 2:
{
volatile uint16_t u16Val = 0;
asm volatile ("inw %w1, %w0": "=a"(u16Val) : "Nd"(IoPort));
pMbx->u.IoPort.u32Val = u16Val;
break;
}
case 4:
{
volatile uint32_t u32Val = 0;
asm volatile ("inl %w1, %0": "=a"(u32Val) : "Nd"(IoPort));
pMbx->u.IoPort.u32Val = u32Val;
break;
}
default:
break;
}
break;
}
case X86STUBMBXREQ_IOPORT_WRITE:
{
uint16_t IoPort = (uint16_t)pMbx->u.IoPort.u32IoPort;
switch (pMbx->u.IoPort.cbAccess)
{
case 1:
{
uint8_t bVal = (uint8_t)pMbx->u.IoPort.u32Val;
asm volatile ("outb %b1, %w0": : "Nd"(IoPort), "a"(bVal));
break;
}
case 2:
{
uint16_t u16Val = (uint16_t)pMbx->u.IoPort.u32Val;
asm volatile ("outw %w1, %w0": : "Nd"(IoPort), "a"(u16Val));
break;
}
case 4:
{
uint32_t u32Val = (uint32_t)pMbx->u.IoPort.u32Val;
asm volatile ("outl %1, %w0": : "Nd"(IoPort), "a"(u32Val));
break;
}
default:
break;
}
break;
}
case X86STUBMBXREQ_MEM32_READ:
{
switch (pMbx->u.Mem32.cbAccess)
{
case 1:
{
pMbx->u.Mem32.u32Val = *(volatile uint8_t *)(uintptr_t)pMbx->u.Mem32.u32MemAddr;
break;
}
case 2:
{
pMbx->u.Mem32.u32Val = *(volatile uint16_t *)(uintptr_t)pMbx->u.Mem32.u32MemAddr;
break;
}
case 4:
{
pMbx->u.Mem32.u32Val = *(volatile uint32_t *)(uintptr_t)pMbx->u.Mem32.u32MemAddr;
break;
}
default:
break;
}
break;
}
case X86STUBMBXREQ_MEM32_WRITE:
{
switch (pMbx->u.Mem32.cbAccess)
{
case 1:
{
*(volatile uint8_t *)(uintptr_t)pMbx->u.Mem32.u32MemAddr = (uint8_t)pMbx->u.Mem32.u32Val;
break;
}
case 2:
{
*(volatile uint8_t *)(uintptr_t)pMbx->u.Mem32.u32MemAddr = (uint16_t)pMbx->u.Mem32.u32Val;
break;
}
case 4:
{
*(volatile uint8_t *)(uintptr_t)pMbx->u.Mem32.u32MemAddr = pMbx->u.Mem32.u32Val;
break;
}
default:
break;
}
break;
}
case X86STUBMBXREQ_MSR_READ:
{
uint32_t idMsr = pMbx->u.Msr.idMsr;
uint32_t idKey = pMbx->u.Msr.idKey;
uint32_t u32ValLow = 0;
uint32_t u32ValHigh = 0;
asm volatile ("rdmsr": "=a"(u32ValLow), "=d"(u32ValHigh) : "c"(idMsr), "D"(idKey));
pMbx->u.Msr.u64Val = ((uint64_t)u32ValHigh << 32) | u32ValLow;
break;
}
case X86STUBMBXREQ_MSR_WRITE:
{
uint32_t idMsr = pMbx->u.Msr.idMsr;
uint32_t idKey = pMbx->u.Msr.idKey;
uint32_t u32ValLow = (uint32_t)pMbx->u.Msr.u64Val;
uint32_t u32ValHigh = (uint32_t)(pMbx->u.Msr.u64Val >> 32);
asm volatile ("wrmsr": : "a"(u32ValLow), "d"(u32ValHigh), "c"(idMsr), "D"(idKey));
break;
}
default:
/* Do nothing */
break;
}
/* Mark that processing is done, response data is in the mailbox and we are ready to accept new requests. */
asm volatile ("wbinvd");
pMbx->u32MagicReqResp = X86STUB_MBX_MAGIC_READY;
asm volatile ("wbinvd");
}
}