Skip to content

Commit d9becc5

Browse files
kblaiechwsakernel
authored andcommitted
dt-bindings: i2c: I2C binding for Mellanox BlueField SoC
Add device tree bindings documentation for Mellanox BlueField I2C SMBus controller. Signed-off-by: Khalil Blaiech <kblaiech@mellanox.com> Signed-off-by: Wolfram Sang <wsa@kernel.org>
1 parent 668ba5e commit d9becc5

File tree

1 file changed

+42
-0
lines changed

1 file changed

+42
-0
lines changed
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,42 @@
1+
Device tree configuration for the Mellanox I2C SMBus on BlueField SoCs
2+
3+
Required Properties:
4+
5+
- compatible : should be "mellanox,i2c-mlxbf1" or "mellanox,i2c-mlxbf2".
6+
7+
- reg : address offset and length of the device registers. The
8+
registers consist of the following set of resources:
9+
1) Smbus block registers.
10+
2) Cause master registers.
11+
3) Cause slave registers.
12+
4) Cause coalesce registers (if compatible isn't set
13+
to "mellanox,i2c-mlxbf1").
14+
15+
- interrupts : interrupt number.
16+
17+
Optional Properties:
18+
19+
- clock-frequency : bus frequency used to configure timing registers;
20+
allowed values are 100000, 400000 and 1000000;
21+
those are expressed in Hz. Default is 100000.
22+
23+
Example:
24+
25+
i2c@2804000 {
26+
compatible = "mellanox,i2c-mlxbf1";
27+
reg = <0x02804000 0x800>,
28+
<0x02801200 0x020>,
29+
<0x02801260 0x020>;
30+
interrupts = <57>;
31+
clock-frequency = <100000>;
32+
};
33+
34+
i2c@2808800 {
35+
compatible = "mellanox,i2c-mlxbf2";
36+
reg = <0x02808800 0x600>,
37+
<0x02808e00 0x020>,
38+
<0x02808e20 0x020>,
39+
<0x02808e40 0x010>;
40+
interrupts = <57>;
41+
clock-frequency = <400000>;
42+
};

0 commit comments

Comments
 (0)