-
Notifications
You must be signed in to change notification settings - Fork 414
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
DE1-SOC Quartus Full design synthesis issue #295
Comments
Hi, the pure VexRiscv synthesis number are with FPGA with many many pins and without the SoC infrastructure : If you want a SoC, you can check Murax / Briey, which have everything for a standalone SoC. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Hello! @Dolu1990, I know you previously answered a similar question on issue #22. I running into the same error on the DE1-SOC which uses a Cyclone V chip. My confusion comes from the fact that you have benchmark numbers for the full chip on Cyclone V so I would think it would work out of the box no? Should I try to cut GPIO pins from the design also? What file do you suggested I edit to do that?
Thank you in advanced!
The text was updated successfully, but these errors were encountered: