README.md

Cache and RAM

Introduction

This project is intended to create a sample and simple implementation of the cache and RAM using VHDL.

Code compiler

This code is compiled using GHDL - the open source compiler for VHDL.

Installation

Installing this pretty simple you should only $ make