Skip to content

Commit a1902d2

Browse files
committed
some solution areas
1 parent 69a8602 commit a1902d2

10 files changed

+71
-72
lines changed

_posts/2014-07-13-project-6.markdown

-12
This file was deleted.

_posts/2014-07-14-project-5.markdown

-12
This file was deleted.

_posts/2014-07-15-project-4.markdown

-12
This file was deleted.

_posts/2014-07-16-project-3.markdown

-12
This file was deleted.

_posts/2014-07-17-project-2.markdown

-12
This file was deleted.

_posts/2014-07-18-project-1.markdown

-12
This file was deleted.

_posts/2016-04-01-DMA.markdown

+18
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
---
2+
layout: default
3+
modal-id: 2
4+
date: 2016-05-01
5+
img: submarine.png
6+
alt: PCIE DMA
7+
technology: PCIE DMA
8+
category: PCIE DMA
9+
blurb:
10+
- I have a project requiring transferring data to FPGAs via PCI Express
11+
description:
12+
- Accelerated Tech, Inc has developed a high bandwidth DMA Controller
13+
for use with PCI Express to enable fast transfer of data between
14+
your logic and your application.
15+
16+
17+
---
18+

_posts/2016-04-10-NVME.markdown

+18
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
---
2+
layout: default
3+
modal-id: 2
4+
date: 2016-05-01
5+
img: submarine.png
6+
alt: NVME Storage
7+
technology: NVME Storage
8+
category: NVME Storage
9+
blurb:
10+
- I have a project that needs big, fast data on the FPGA
11+
description:
12+
- Accelerated Tech, Inc has developed an NVME Accelerator core
13+
enabling your application logic to easily read/write data stored in
14+
an NVME SSD attached to your FPGA.
15+
16+
17+
---
18+
+17
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,17 @@
1+
---
2+
layout: default
3+
modal-id: 2
4+
date: 2016-05-01
5+
img: submarine.png
6+
alt: Implementation
7+
technology: Implementation
8+
category: Implementation
9+
blurb:
10+
- I have a project requiring FPGAs and would like to discuss implementation
11+
description:
12+
- We use Connectal and BSV to develop hardware/software solutions to
13+
fit your needs, delivering BSV, Verilog, bitstreams, user-mode
14+
libraries in source or executable form.
15+
16+
---
17+

_posts/2016-06-01-connectal.markdown

+18
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
---
2+
layout: default
3+
modal-id: 1
4+
date: 2016-06-01
5+
img: submarine.png
6+
alt: Connectal
7+
technology: Connecting hardware to software
8+
category: Connectal
9+
blurb:
10+
- I have a project requiring software and FPGAs and would like to develop them together.
11+
description:
12+
- <a href="http://www.connectal.org">Connectal</a> makes it
13+
easy to connect software to hardware at all stages of
14+
development.
15+
16+
---
17+
<p>Connectal applications declare hardware/software interfaces using an IDL.<p>
18+
<p>Connectal supports Xilinx and Altera FPGAs, Intel, ARM, and RISC-V processors, and C, C++, and python applications.</p>

0 commit comments

Comments
 (0)