Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

I want to add a verilator-generated uart model to systemc project, but there's a problem. #57

Open
Alan-19950616 opened this issue Aug 23, 2023 · 2 comments

Comments

@Alan-19950616
Copy link

I'm not sure if it's a systemc problem or a verilator problem.

Error message

Warning: (W116) channel doesn't have a default event
In file: /home/nuclei/FastModel/systemc-2.3.4/src/sysc/communication/sc_interface.cpp:54
pure virtual method called
terminate called without an active exception

For details, click on this link
mariusmm/RISC-V-TLM#24

@maehne
Copy link
Contributor

maehne commented Aug 23, 2023

Even though the error is signalled in a file belonging to the SystemC PoC implementation, the problem lies more likely in your model. I suspect that your model is using some custom channel, which does not fully overload some pure virtual member function of the inherited base class. Use the appropriate SystemC forum to ask for support once you have ideally a minimal self-contained reproducer of the problem, which can be easily checked by the forum members.

@Alan-19950616
Copy link
Author

Alan-19950616 commented Aug 24, 2023

Thanks for the reply, I'm in active communication with verilator. Let me know if you find anything afterward.

verilator/verilator#4434

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants