-
Install Vivado and Vitis
-
Add Vivado and Vitis bin folders to path
-
Clone analogdevicesinc/hdl repository
-
Open Vivado tcl console
- go to hdl/scripts
- make sure Vivado version from adi_env.tcl is the same as the installed version
- $ source ./adi_env.tcl
or
to build library manually (optional) Tcl Console: go to hdl/library go to library folder ./source _ip.tcl
-
Build project
- go to hdl/projects
- go to project folder
- go to board subfolder
- $ make outputs <project_name>.sdk/system_top.xsa
-
Obtain u-boot.elf a. build it b. take it from the formated SD card -> project folder -> bootgen_sysfiles.tgz
-
Build Zynq boot image BOOT.BIN (Linux)
- need system_top.xsa and u-boot.elf
- get script from https://raw.githubusercontent.com/analogdevicesinc/wiki-scripts/master/zynq_boot_bin/build_boot_bin.sh
- chmod +x build_boot_bin.sh
- $ build_boot_bin.sh system_top.xsa u-boot.elf [output-archive]
Cora Z7s constraints file
constraints template https://github.com/Digilent/digilent-xdc/blob/master/Cora-Z7-07S-Master.xdc
ad7195 asdz board P5 - DIGI1 10 -> cs 11 -> din 12 -> dout 13 -> sclk
adc_spi_sclk = ja_n[2] = JA[4] adc_spi_miso_rdyn = ja_p[2] = JA[3] adc_spi_mosi = ja_n[1] = JA[2] adc_spi_csn = ja_p[1] = JA[1]