-
Notifications
You must be signed in to change notification settings - Fork 0
/
os9x_65c816_mac_mem.h
1598 lines (1518 loc) · 39.2 KB
/
os9x_65c816_mac_mem.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*****************************************************************
*****************************************************************/
//#define _C_GB_
//#define _C_GW_
//#define _C_SB_
//#define _C_SW_
.macro S9xGetWord
// in : rscratch (0x00hhmmll)
// out : rscratch (0xhhll0000)
#ifdef _C_GW_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL
BL asm_S9xGetWord
RESTORE_C_CALL
MOV R0, R0, LSL #16
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
B asmS9xGetWord
MOV R0, R0, LSL #16
#endif
.endm
.macro S9xGetWordLow
// in : rscratch (0x00hhmmll)
// out : rscratch (0x0000hhll)
#ifdef _C_GW_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL
BL asm_S9xGetWord
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
B asmS9xGetWord
MOV R0,R0
#endif
.endm
.macro S9xGetWordRegStatus reg
// in : rscratch (0x00hhmmll)
// out : reg (0xhhll0000)
// flags have to be updated with read value
#ifdef _C_GW_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL
BL asm_S9xGetWord
RESTORE_C_CALL
MOVS \reg, R0, LSL #16
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
B asmS9xGetWord
MOV R0,R0
MOVS \reg, R0, LSL #16
#endif
.endm
.macro S9xGetWordRegNS reg
// in : rscratch (0x00hhmmll)
// out : reg (0xhhll0000)
// DOES NOT DESTROY rscratch (R0)
#ifdef _C_GW_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL_R0
BL asm_S9xGetWord
MOV \reg, R0, LSL #16
RESTORE_C_CALL_R0
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{R0}
STMFD R13!,{PC} //Push return address
B asmS9xGetWord
MOV R0,R0
MOV \reg, R0, LSL #16
LDMFD R13!,{R0}
#endif
.endm
.macro S9xGetWordLowRegNS reg
// in : rscratch (0x00hhmmll)
// out : reg (0xhhll0000)
// DOES NOT DESTROY rscratch (R0)
#ifdef _C_GW_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL_R0
BL asm_S9xGetWord
MOV \reg, R0
RESTORE_C_CALL_R0
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{R0}
STMFD R13!,{PC} //Push return address
B asmS9xGetWord
MOV R0,R0
MOV \reg, R0
LDMFD R13!,{R0}
#endif
.endm
.macro S9xGetByte
// in : rscratch (0x00hhmmll)
// out : rscratch (0xll000000)
#ifdef _C_GB_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL
BL asm_S9xGetByte
RESTORE_C_CALL
MOV R0, R0, LSL #24
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
B asmS9xGetByte
MOV R0,R0
MOV R0, R0, LSL #24
#endif
.endm
.macro S9xGetByteLow
// in : rscratch (0x00hhmmll)
// out : rscratch (0x000000ll)
#ifdef _C_GB_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL
BL asm_S9xGetByte
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC}
B asmS9xGetByte
MOV R0,R0
#endif
.endm
.macro S9xGetByteRegStatus reg
// in : rscratch (0x00hhmmll)
// out : reg (0xll000000)
// flags have to be updated with read value
#ifdef _C_GB_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL
BL asm_S9xGetByte
RESTORE_C_CALL
MOVS \reg, R0, LSL #24
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
B asmS9xGetByte
MOV R0,R0
MOVS \reg, R0, LSL #24
#endif
.endm
.macro S9xGetByteRegNS reg
// in : rscratch (0x00hhmmll)
// out : reg (0xll000000)
// DOES NOT DESTROY rscratch (R0)
#ifdef _C_GB_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL_R0
BL asm_S9xGetByte
MOV \reg, R0, LSL #24
RESTORE_C_CALL_R0
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{R0}
STMFD R13!,{PC} //Push return address
B asmS9xGetByte
MOV R0,R0
MOVS \reg, R0, LSL #24
LDMFD R13!,{R0}
#endif
.endm
.macro S9xGetByteLowRegNS reg
// in : rscratch (0x00hhmmll)
// out : reg (0x000000ll)
// DOES NOT DESTROY rscratch (R0)
#ifdef _C_GB_
STR regCycles,[regCPUvar,#Cycles_ofs]
PREPARE_C_CALL_R0
BL asm_S9xGetByte
MOV \reg, R0, LSL #24
RESTORE_C_CALL_R0
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{R0}
STMFD R13!,{PC} //Push return address
B asmS9xGetByte
MOV R0,R0
MOVS \reg, R0
LDMFD R13!,{R0}
#endif
.endm
.macro S9xSetWord regValue
// in : regValue (0xhhll0000)
// in : rscratch=address (0x00hhmmll)
#ifdef _C_SW_
STR regCycles,[regCPUvar,#Cycles_ofs]
MOV R1,\regValue, LSR #16
PREPARE_C_CALL
BL asm_S9xSetWord
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
MOV R1,\regValue, LSR #16
B asmS9xSetWord
MOV R0,R0
#endif
.endm
.macro S9xSetWordZero
// in : rscratch=address (0x00hhmmll)
#ifdef _C_SW_
STR regCycles,[regCPUvar,#Cycles_ofs]
MOV R1,#0
PREPARE_C_CALL
BL asm_S9xSetWord
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
MOV R1,#0
B asmS9xSetWord
MOV R0,R0
#endif
.endm
.macro S9xSetWordLow regValue
// in : regValue (0x0000hhll)
// in : rscratch=address (0x00hhmmll)
#ifdef _C_SW_
STR regCycles,[regCPUvar,#Cycles_ofs]
MOV R1,\regValue
PREPARE_C_CALL
BL asm_S9xSetWord
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
MOV R1,\regValue
B asmS9xSetWord
MOV R0,R0
#endif
.endm
.macro S9xSetByte regValue
// in : regValue (0xll000000)
// in : rscratch=address (0x00hhmmll)
#ifdef _C_SB_
STR regCycles,[regCPUvar,#Cycles_ofs]
MOV R1,\regValue, LSR #24
PREPARE_C_CALL
BL asm_S9xSetByte
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
MOV R1,\regValue, LSR #24
B asmS9xSetByte
MOV R0,R0
#endif
.endm
.macro S9xSetByteZero
// in : rscratch=address (0x00hhmmll)
#ifdef _C_SB_
STR regCycles,[regCPUvar,#Cycles_ofs]
MOV R1,#0
PREPARE_C_CALL
BL asm_S9xSetByte
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
MOV R1,#0
B asmS9xSetByte
MOV R0,R0
#endif
.endm
.macro S9xSetByteLow regValue
// in : regValue (0x000000ll)
// in : rscratch=address (0x00hhmmll)
#ifdef _C_SB_
STR regCycles,[regCPUvar,#Cycles_ofs]
MOV R1,\regValue
PREPARE_C_CALL
BL asm_S9xSetByte
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs]
#else
STMFD R13!,{PC} //Push return address
MOV R1,\regValue
B asmS9xSetByte
MOV R0,R0
#endif
.endm
// ===========================================
// ===========================================
// Adressing mode
// ===========================================
// ===========================================
.macro Absolute
ADD2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc],#2
ORR rscratch , rscratch, rscratch2, LSL #8
ORR rscratch , rscratch, regDBank, LSL #16
.endm
.macro AbsoluteIndexedIndirectX0
ADD2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
ADD rscratch , regX, rscratch, LSL #16
MOV rscratch , rscratch, LSR #16
ORR rscratch , rscratch, regPBank, LSL #16
S9xGetWordLow
.endm
.macro AbsoluteIndexedIndirectX1
ADD2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
ADD rscratch , rscratch, regX, LSR #24
BIC rscratch , rscratch, #0x00FF0000
ORR rscratch , rscratch, regPBank, LSL #16
S9xGetWordLow
.endm
.macro AbsoluteIndirectLong
ADD2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
S9xGetWordLowRegNS rscratch2
ADD rscratch , rscratch, #2
STMFD r13!,{rscratch2}
S9xGetByteLow
LDMFD r13!,{rscratch2}
ORR rscratch , rscratch2, rscratch, LSL #16
.endm
.macro AbsoluteIndirect
ADD2MEM
LDRB rscratch2 , [rpc,#1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
S9xGetWordLow
ORR rscratch , rscratch, regPBank, LSL #16
.endm
.macro AbsoluteIndexedX0
ADD2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
ORR rscratch , rscratch, regDBank, LSL #16
ADD rscratch , rscratch, regX, LSR #16
.endm
.macro AbsoluteIndexedX1
ADD2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
ORR rscratch , rscratch, regDBank, LSL #16
ADD rscratch , rscratch, regX, LSR #24
.endm
.macro AbsoluteIndexedY0
ADD2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
ORR rscratch , rscratch, regDBank, LSL #16
ADD rscratch , rscratch, regY, LSR #16
.endm
.macro AbsoluteIndexedY1
ADD2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
ORR rscratch , rscratch, regDBank, LSL #16
ADD rscratch , rscratch, regY, LSR #24
.endm
.macro AbsoluteLong
ADD3MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
LDRB rscratch2 , [rpc], #1
ORR rscratch , rscratch, rscratch2, LSL #16
.endm
.macro AbsoluteLongIndexedX0
ADD3MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
LDRB rscratch2 , [rpc], #1
ORR rscratch , rscratch, rscratch2, LSL #16
ADD rscratch , rscratch, regX, LSR #16
BIC rscratch, rscratch, #0xFF000000
.endm
.macro AbsoluteLongIndexedX1
ADD3MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
LDRB rscratch2 , [rpc], #1
ORR rscratch , rscratch, rscratch2, LSL #16
ADD rscratch , rscratch, regX, LSR #24
BIC rscratch, rscratch, #0xFF000000
.endm
.macro Direct
ADD1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , regD, rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
.endm
.macro DirectIndirect
ADD1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , regD, rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
S9xGetWordLow
ORR rscratch , rscratch, regDBank, LSL #16
.endm
.macro DirectIndirectLong
ADD1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , regD, rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
S9xGetWordLowRegNS rscratch2
ADD rscratch , rscratch,#2
STMFD r13!,{rscratch2}
S9xGetByteLow
LDMFD r13!,{rscratch2}
ORR rscratch , rscratch2, rscratch, LSL #16
.endm
.macro DirectIndirectIndexed0
ADD1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , regD, rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
S9xGetWordLow
ORR rscratch, rscratch,regDBank, LSL #16
ADD rscratch, rscratch,regY, LSR #16
.endm
.macro DirectIndirectIndexed1
ADD1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , regD, rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
S9xGetWordLow
ORR rscratch, rscratch,regDBank, LSL #16
ADD rscratch, rscratch,regY, LSR #24
.endm
.macro DirectIndirectIndexedLong0
ADD1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , regD, rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
S9xGetWordLowRegNS rscratch2
ADD rscratch , rscratch,#2
STMFD r13!,{rscratch2}
S9xGetByteLow
LDMFD r13!,{rscratch2}
ORR rscratch , rscratch2, rscratch, LSL #16
ADD rscratch, rscratch,regY, LSR #16
.endm
.macro DirectIndirectIndexedLong1
ADD1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , regD, rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
S9xGetWordLowRegNS rscratch2
ADD rscratch , rscratch,#2
STMFD r13!,{rscratch2}
S9xGetByteLow
LDMFD r13!,{rscratch2}
ORR rscratch , rscratch2, rscratch, LSL #16
ADD rscratch, rscratch,regY, LSR #24
.endm
.macro DirectIndexedIndirect0
ADD1CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch2 , regD , regX
ADD rscratch , rscratch2 , rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
S9xGetWordLow
ORR rscratch , rscratch , regDBank, LSL #16
.endm
.macro DirectIndexedIndirect1
ADD1CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch2 , regD , regX, LSR #8
ADD rscratch , rscratch2 , rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
S9xGetWordLow
ORR rscratch , rscratch , regDBank, LSL #16
.endm
.macro DirectIndexedX0
ADD1CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch2 , regD , regX
ADD rscratch , rscratch2 , rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
.endm
.macro DirectIndexedX1
ADD1CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch2 , regD , regX, LSR #8
ADD rscratch , rscratch2 , rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
.endm
.macro DirectIndexedY0
ADD1CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch2 , regD , regY
ADD rscratch , rscratch2 , rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
.endm
.macro DirectIndexedY1
ADD1CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch2 , regD , regY, LSR #8
ADD rscratch , rscratch2 , rscratch, LSL #16
MOV rscratch, rscratch, LSR #16
.endm
.macro Immediate8
ADD rscratch, rpc, regPBank, LSL #16
SUB rscratch, rscratch, regpcbase
ADD rpc, rpc, #1
.endm
.macro Immediate16
ADD rscratch, rpc, regPBank, LSL #16
SUB rscratch, rscratch, regpcbase
ADD rpc, rpc, #2
.endm
.macro asmRelative
ADD1MEM
LDRSB rscratch , [rpc],#1
ADD rscratch , rscratch , rpc
SUB rscratch , rscratch, regpcbase
BIC rscratch,rscratch,#0x00FF0000
BIC rscratch,rscratch,#0xFF000000
.endm
.macro asmRelativeLong
ADD1CYCLE2MEM
LDRB rscratch2 , [rpc, #1]
LDRB rscratch , [rpc], #2
ORR rscratch , rscratch, rscratch2, LSL #8
SUB rscratch2 , rpc, regpcbase
ADD rscratch , rscratch2, rscratch
BIC rscratch,rscratch,#0x00FF0000
.endm
.macro StackasmRelative
ADD1CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , rscratch, regS
BIC rscratch,rscratch,#0x00FF0000
.endm
.macro StackasmRelativeIndirectIndexed0
ADD2CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , rscratch, regS
BIC rscratch,rscratch,#0x00FF0000
S9xGetWordLow
ORR rscratch , rscratch, regDBank, LSL #16
ADD rscratch , rscratch, regY, LSR #16
BIC rscratch, rscratch, #0xFF000000
.endm
.macro StackasmRelativeIndirectIndexed1
ADD2CYCLE1MEM
LDRB rscratch , [rpc], #1
ADD rscratch , rscratch, regS
BIC rscratch,rscratch,#0x00FF0000
S9xGetWordLow
ORR rscratch , rscratch, regDBank, LSL #16
ADD rscratch , rscratch, regY, LSR #24
BIC rscratch, rscratch, #0xFF000000
.endm
/****************************************/
.macro PushB reg
MOV rscratch,regS
S9xSetByte \reg
SUB regS,regS,#1
.endm
.macro PushBLow reg
MOV rscratch,regS
S9xSetByteLow \reg
SUB regS,regS,#1
.endm
.macro PushWLow reg
SUB rscratch,regS,#1
S9xSetWordLow \reg
SUB regS,regS,#2
.endm
.macro PushWrLow
MOV rscratch2,rscratch
SUB rscratch,regS,#1
S9xSetWordLow rscratch2
SUB regS,regS,#2
.endm
.macro PushW reg
SUB rscratch,regS,#1
S9xSetWord \reg
SUB regS,regS,#2
.endm
/********/
.macro PullB reg
ADD rscratch,regS,#1
S9xGetByteLow
ADD regS,regS,#1
MOV \reg,rscratch,LSL #24
.endm
.macro PullBr
ADD rscratch,regS,#1
S9xGetByte
ADD regS,regS,#1
.endm
.macro PullBLow reg
ADD rscratch,regS,#1
S9xGetByteLow
ADD regS,regS,#1
MOV \reg,rscratch
.endm
.macro PullBrLow
ADD rscratch,regS,#1
S9xGetByteLow
ADD regS,regS,#1
.endm
.macro PullW reg
ADD rscratch,regS,#1
S9xGetWordLow
ADD regS,regS,#2
MOV \reg,rscratch,LSL #16
.endm
.macro PullWLow reg
ADD rscratch,regS,#1
S9xGetWordLow
ADD regS,regS,#2
MOV \reg,rscratch
.endm
/*****************/
.macro PullBS reg
ADD rscratch,regS,#1
S9xGetByteLow
ADD regS,regS,#1
MOVS \reg,rscratch,LSL #24
.endm
.macro PullBrS
ADD rscratch,regS,#1
S9xGetByteLow
ADD regS,regS,#1
MOVS rscratch,rscratch,LSL #24
.endm
.macro PullBLowS reg
ADD rscratch,regS,#1
S9xGetByteLow
ADD regS,regS,#1
MOVS \reg,rscratch
.endm
.macro PullBrLowS
ADD rscratch,regS,#1
S9xGetByteLow
ADD regS,regS,#1
MOVS rscratch,rscratch
.endm
.macro PullWS reg
ADD rscratch,regS,#1
S9xGetWordLow
ADD regS,regS,#2
MOVS \reg,rscratch, LSL #16
.endm
.macro PullWrS
ADD rscratch,regS,#1
S9xGetWordLow
ADD regS,regS,#2
MOVS rscratch,rscratch, LSL #16
.endm
.macro PullWLowS reg
ADD rscratch,regS,#1
S9xGetWordLow
ADD regS,regS,#2
MOVS \reg,rscratch
.endm
.macro PullWrLowS
ADD rscratch,regS,#1
S9xGetWordLow
ADD regS,regS,#2
MOVS rscratch,rscratch
.endm
.globl asmS9xGetByte
.globl asmS9xGetWord
.globl asmS9xSetByte
.globl asmS9xSetWord
//uint8 aaS9xGetByte(uint32 address);
asmS9xGetByte:
// in : R0 = 0x00hhmmll
// out : R0 = 0x000000ll
// DESTROYED : R1,R2,R3
// UPDATE : regCycles
//R1 <= block
MOV R1,R0,LSR #MEMMAP_SHIFT
//MEMMAP_SHIFT is 12, Address is 0xFFFFFFFF at max, so
//R1 is maxed by 0x000FFFFF, MEMMAP_MASK is 0x1000-1=0xFFF
//so AND MEMMAP_MASK is BIC 0xFF000
BIC R1,R1,#0xFF000
//R2 <= Map[block] (GetAddress)
LDR R2,[regCPUvar,#Map_ofs]
LDR R2,[R2,R1,LSL #2]
CMP R2,#MAP_LAST
BLO GBSpecial //special
// Direct ROM/RAM acess
//R2 <= GetAddress + Address & 0xFFFF
//R3 <= MemorySpeed[block]
LDR R3,[regCPUvar,#MemorySpeed_ofs]
MOV R0,R0,LSL #16
LDRB R3,[R3,R1]
ADD R2,R2,R0,LSR #16
//Update CPU.Cycles
ADD regCycles,regCycles,R3
//R3 = BlockIsRAM[block]
LDR R3,[regCPUvar,#BlockIsRAM_ofs]
//Get value to return
LDRB R0,[R2]
LDRB R3,[R3,R1]
MOVS R3,R3
// if BlockIsRAM => update for CPUShutdown
LDRNE R1,[regCPUvar,#PCAtOpcodeStart_ofs]
STRNE R1,[regCPUvar,#WaitAddress_ofs]
LDMFD R13!,{PC} //Return
GBSpecial:
#ifdef __PALMOS__
LDR R3,[regCPUvar,#PALMOS_R10_ofs]
LDR R2,[PC,R2,LSL #2]
ADD PC,R2,R3
#else
LDR PC,[PC,R2,LSL #2]
MOV R0,R0 //nop, for align
#endif
.long GBPPU
.long GBCPU
.long GBDSP
.long GBLSRAM
.long GBHSRAM
.long GBNONE
.long GBDEBUG
.long GBC4
.long GBBWRAM
.long GBNONE
.long GBNONE
.long GBNONE
/*.long GB7ROM
.long GB7RAM
.long GB7SRM*/
GBPPU:
//InDMA ?
LDRB R1,[regCPUvar,#InDMA_ofs]
MOVS R1,R1
ADDEQ regCycles,regCycles,#ONE_CYCLE //No -> update Cycles
MOV R0,R0,LSL #16 //S9xGetPPU(Address&0xFFFF);
STR regCycles,[regCPUvar,#Cycles_ofs] //Save Cycles
MOV R0,R0,LSR #16
PREPARE_C_CALL
BL S9xGetPPU
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs] //Load Cycles
LDMFD R13!,{PC} //Return
GBCPU:
ADD regCycles,regCycles,#ONE_CYCLE //update Cycles
MOV R0,R0,LSL #16 //S9xGetCPU(Address&0xFFFF);
STR regCycles,[regCPUvar,#Cycles_ofs] //Save Cycles
MOV R0,R0,LSR #16
PREPARE_C_CALL
BL S9xGetCPU
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs] //Load Cycles
LDMFD R13!,{PC} //Return
GBDSP:
ADD regCycles,regCycles,#SLOW_ONE_CYCLE //update Cycles
MOV R0,R0,LSL #16 //S9xGetCPU(Address&0xFFFF);
STR regCycles,[regCPUvar,#Cycles_ofs] //Save Cycles
MOV R0,R0,LSR #16
PREPARE_C_CALL
BL S9xGetDSP
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs] //Load Cycles
LDMFD R13!,{PC} //Return
GBLSRAM:
ADD regCycles,regCycles,#SLOW_ONE_CYCLE //update Cycles
LDRH R2,[regCPUvar,#SRAMMask]
LDR R1,[regCPUvar,#SRAM]
AND R0,R2,R0 //Address&SRAMMask
LDRB R0,[R1,R0] //*Memory.SRAM + Address&SRAMMask
LDMFD R13!,{PC}
GB7SRM:
GBHSRAM:
ADD regCycles,regCycles,#SLOW_ONE_CYCLE //update Cycles
MOV R1,R0,LSL #17
AND R2,R0,#0xF0000
MOV R1,R1,LSR #17 //Address&0x7FFF
MOV R2,R2,LSR #3 //(Address&0xF0000 >> 3)
ADD R0,R2,R1
LDRH R2,[regCPUvar,#SRAMMask]
SUB R0,R0,#0x6000 //((Address & 0x7fff) - 0x6000 + ((Address & 0xf0000) >> 3))
LDR R1,[regCPUvar,#SRAM]
AND R0,R2,R0 //Address&SRAMMask
LDRB R0,[R1,R0] //*Memory.SRAM + Address&SRAMMask
LDMFD R13!,{PC} //return
GB7ROM:
GB7RAM:
GBNONE:
MOV R0,R0,LSR #8
ADD regCycles,regCycles,#SLOW_ONE_CYCLE //update Cycles
AND R0,R0,#0xFF
LDMFD R13!,{PC}
//GBDEBUG:
/*ADD regCycles,regCycles,#SLOW_ONE_CYCLE //update Cycles
MOV R0,#0
LDMFD R13!,{PC}*/
GBC4:
ADD regCycles,regCycles,#SLOW_ONE_CYCLE //update Cycles
MOV R0,R0,LSL #16 //S9xGetC4(Address&0xFFFF);
STR regCycles,[regCPUvar,#Cycles_ofs] //Save Cycles
MOV R0,R0,LSR #16
PREPARE_C_CALL
BL S9xGetC4
RESTORE_C_CALL
LDR regCycles,[regCPUvar,#Cycles_ofs] //Load Cycles
LDMFD R13!,{PC} //Return
GBDEBUG:
GBBWRAM:
MOV R0,R0,LSL #17
ADD regCycles,regCycles,#SLOW_ONE_CYCLE //update Cycles
MOV R0,R0,LSR #17 //Address&0x7FFF
LDR R1,[regCPUvar,#BWRAM]
SUB R0,R0,#0x6000 //((Address & 0x7fff) - 0x6000)
LDRB R0,[R0,R1] //*Memory.BWRAM + ((Address & 0x7fff) - 0x6000)
LDMFD R13!,{PC}
//uint16 aaS9xGetWord(uint32 address);
asmS9xGetWord:
// in : R0 = 0x00hhmmll
// out : R0 = 0x000000ll
// DESTROYED : R1,R2,R3
// UPDATE : regCycles
MOV R1,R0,LSL #19
ADDS R1,R1,#0x80000
//if = 0x1FFF => 0
BNE GW_NotBoundary
STMFD R13!,{R0}
STMFD R13!,{PC}
B asmS9xGetByte
MOV R0,R0
LDMFD R13!,{R1}
STMFD R13!,{R0}
ADD R0,R1,#1
STMFD R13!,{PC}
B asmS9xGetByte
MOV R0,R0
LDMFD R13!,{R1}
ORR R0,R1,R0,LSL #8
LDMFD R13!,{PC}
GW_NotBoundary:
//R1 <= block
MOV R1,R0,LSR #MEMMAP_SHIFT
//MEMMAP_SHIFT is 12, Address is 0xFFFFFFFF at max, so
//R1 is maxed by 0x000FFFFF, MEMMAP_MASK is 0x1000-1=0xFFF
//so AND MEMMAP_MASK is BIC 0xFF000
BIC R1,R1,#0xFF000
//R2 <= Map[block] (GetAddress)
LDR R2,[regCPUvar,#Map_ofs]
LDR R2,[R2,R1,LSL #2]
CMP R2,#MAP_LAST
BLO GWSpecial //special
// Direct ROM/RAM acess
TST R0,#1
BNE GW_Not_Aligned1
//R2 <= GetAddress + Address & 0xFFFF
//R3 <= MemorySpeed[block]
LDR R3,[regCPUvar,#MemorySpeed_ofs]
MOV R0,R0,LSL #16
LDRB R3,[R3,R1]
MOV R0,R0,LSR #16
//Update CPU.Cycles
ADD regCycles,regCycles,R3, LSL #1
//R3 = BlockIsRAM[block]
LDR R3,[regCPUvar,#BlockIsRAM_ofs]
//Get value to return
LDRH R0,[R2,R0]
LDRB R3,[R3,R1]
MOVS R3,R3
// if BlockIsRAM => update for CPUShutdown
LDRNE R1,[regCPUvar,#PCAtOpcodeStart_ofs]
STRNE R1,[regCPUvar,#WaitAddress_ofs]
LDMFD R13!,{PC} //Return
GW_Not_Aligned1:
MOV R0,R0,LSL #16
ADD R3,R0,#0x10000
LDRB R3,[R2,R3,LSR #16] //GetAddress+ (Address+1)&0xFFFF
LDRB R0,[R2,R0,LSR #16] //GetAddress+ Address&0xFFFF
ORR R0,R0,R3,LSL #8
// if BlockIsRAM => update for CPUShutdown
LDR R3,[regCPUvar,#BlockIsRAM_ofs]
LDR R2,[regCPUvar,#MemorySpeed_ofs]
LDRB R3,[R3,R1] //R3 = BlockIsRAM[block]
LDRB R2,[R2,R1] //R2 <= MemorySpeed[block]
MOVS R3,R3 //IsRAM ? CPUShutdown stuff
LDRNE R1,[regCPUvar,#PCAtOpcodeStart_ofs]
STRNE R1,[regCPUvar,#WaitAddress_ofs]
ADD regCycles,regCycles,R2, LSL #1 //Update CPU.Cycles
LDMFD R13!,{PC} //Return
GWSpecial:
#ifdef __PALMOS__
LDR R3,[regCPUvar,#PALMOS_R10_ofs]
LDR R2,[PC,R2,LSL #2]
ADD PC,R2,R3
#else
LDR PC,[PC,R2,LSL #2]
MOV R0,R0 //nop, for align
#endif
.long GWPPU
.long GWCPU
.long GWDSP
.long GWLSRAM
.long GWHSRAM
.long GWNONE
.long GWDEBUG
.long GWC4
.long GWBWRAM
.long GWNONE
.long GWNONE
.long GWNONE
/*.long GW7ROM
.long GW7RAM
.long GW7SRM*/
/* MAP_PPU, MAP_CPU, MAP_DSP, MAP_LOROM_SRAM, MAP_HIROM_SRAM,
MAP_NONE, MAP_DEBUG, MAP_C4, MAP_BWRAM, MAP_BWRAM_BITMAP,
MAP_BWRAM_BITMAP2, MAP_SA1RAM, MAP_LAST*/
GWPPU:
//InDMA ?
LDRB R1,[regCPUvar,#InDMA_ofs]
MOVS R1,R1
ADDEQ regCycles,regCycles,#(ONE_CYCLE*2) //No -> update Cycles
MOV R0,R0,LSL #16 //S9xGetPPU(Address&0xFFFF);
STR regCycles,[regCPUvar,#Cycles_ofs] //Save Cycles
MOV R0,R0,LSR #16
PREPARE_C_CALL_R0
BL S9xGetPPU
LDMFD R13!,{R1}
STMFD R13!,{R0}
ADD R0,R1,#1
//BIC R0,R0,#0x10000
BL S9xGetPPU
RESTORE_C_CALL_R1
ORR R0,R1,R0,LSL #8
LDR regCycles,[regCPUvar,#Cycles_ofs] //Load Cycles
LDMFD R13!,{PC} //Return
GWCPU:
ADD regCycles,regCycles,#(ONE_CYCLE*2) //update Cycles
MOV R0,R0,LSL #16 //S9xGetCPU(Address&0xFFFF);
STR regCycles,[regCPUvar,#Cycles_ofs] //Save Cycles
MOV R0,R0,LSR #16
PREPARE_C_CALL_R0
BL S9xGetCPU
LDMFD R13!,{R1}
STMFD R13!,{R0}
ADD R0,R1,#1
//BIC R0,R0,#0x10000
BL S9xGetCPU
RESTORE_C_CALL_R1
ORR R0,R1,R0,LSL #8
LDR regCycles,[regCPUvar,#Cycles_ofs] //Load Cycles