We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Trying to use svls in Kate just gives a parse error on the first line:
The text was updated successfully, but these errors were encountered:
It's just a syntax error, so the parser can't complete. Try giving your module another name (super is a SystemVerilog keyword).
super
Sorry, something went wrong.
Haha, that's an unfortunate coincidence, however I do believe this was happening with other names as well. I will check later today.
No branches or pull requests
Trying to use svls in Kate just gives a parse error on the first line:
The text was updated successfully, but these errors were encountered: