-
Notifications
You must be signed in to change notification settings - Fork 0
/
ixgb.c
147 lines (133 loc) · 4.93 KB
/
ixgb.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
/* Copyright (c) 2006 Intel Corporation */
#include <stdio.h>
#include "internal.h"
/* CTRL0 Bit Masks */
#define IXGB_CTRL0_LRST 0x00000008
#define IXGB_CTRL0_VME 0x40000000
/* STATUS Bit Masks */
#define IXGB_STATUS_LU 0x00000002
#define IXGB_STATUS_BUS64 0x00001000
#define IXGB_STATUS_PCIX_MODE 0x00002000
#define IXGB_STATUS_PCIX_SPD_100 0x00004000
#define IXGB_STATUS_PCIX_SPD_133 0x00008000
/* RCTL Bit Masks */
#define IXGB_RCTL_RXEN 0x00000002
#define IXGB_RCTL_SBP 0x00000004
#define IXGB_RCTL_UPE 0x00000008
#define IXGB_RCTL_MPE 0x00000010
#define IXGB_RCTL_RDMTS_MASK 0x00000300
#define IXGB_RCTL_RDMTS_1_2 0x00000000
#define IXGB_RCTL_RDMTS_1_4 0x00000100
#define IXGB_RCTL_RDMTS_1_8 0x00000200
#define IXGB_RCTL_BAM 0x00008000
#define IXGB_RCTL_BSIZE_MASK 0x00030000
#define IXGB_RCTL_BSIZE_4096 0x00010000
#define IXGB_RCTL_BSIZE_8192 0x00020000
#define IXGB_RCTL_BSIZE_16384 0x00030000
#define IXGB_RCTL_VFE 0x00040000
#define IXGB_RCTL_CFIEN 0x00080000
/* TCTL Bit Masks */
#define IXGB_TCTL_TXEN 0x00000002
/* RAH Bit Masks */
#define IXGB_RAH_ASEL_DEST 0x00000000
#define IXGB_RAH_ASEL_SRC 0x00010000
#define IXGB_RAH_AV 0x80000000
int ixgb_dump_regs(struct ethtool_drvinfo *info __maybe_unused,
struct ethtool_regs *regs)
{
u32 *regs_buff = (u32 *)regs->data;
u8 version = (u8)(regs->version >> 24);
u32 reg;
if (version != 1)
return -1;
fprintf(stdout, "MAC Registers\n");
fprintf(stdout, "-------------\n");
/* Device control register */
reg = regs_buff[0];
fprintf(stdout,
"0x00000: CTRL0 (Device control register) 0x%08X\n"
" Link reset: %s\n"
" VLAN mode: %s\n",
reg,
reg & IXGB_CTRL0_LRST ? "reset" : "normal",
reg & IXGB_CTRL0_VME ? "enabled" : "disabled");
/* Device status register */
reg = regs_buff[2];
fprintf(stdout,
"0x00010: STATUS (Device status register) 0x%08X\n"
" Link up: %s\n"
" Bus type: %s\n"
" Bus speed: %s\n"
" Bus width: %s\n",
reg,
(reg & IXGB_STATUS_LU) ? "link config" : "no link config",
(reg & IXGB_STATUS_PCIX_MODE) ? "PCI-X" : "PCI",
((reg & IXGB_STATUS_PCIX_SPD_133) ? "133MHz" :
(reg & IXGB_STATUS_PCIX_SPD_100) ? "100MHz" :
"66MHz"),
(reg & IXGB_STATUS_BUS64) ? "64-bit" : "32-bit");
/* Receive control register */
reg = regs_buff[9];
fprintf(stdout,
"0x00100: RCTL (Receive control register) 0x%08X\n"
" Receiver: %s\n"
" Store bad packets: %s\n"
" Unicast promiscuous: %s\n"
" Multicast promiscuous: %s\n"
" Descriptor minimum threshold size: %s\n"
" Broadcast accept mode: %s\n"
" VLAN filter: %s\n"
" Cononical form indicator: %s\n",
reg,
reg & IXGB_RCTL_RXEN ? "enabled" : "disabled",
reg & IXGB_RCTL_SBP ? "enabled" : "disabled",
reg & IXGB_RCTL_UPE ? "enabled" : "disabled",
reg & IXGB_RCTL_MPE ? "enabled" : "disabled",
(reg & IXGB_RCTL_RDMTS_MASK) == IXGB_RCTL_RDMTS_1_2 ? "1/2" :
(reg & IXGB_RCTL_RDMTS_MASK) == IXGB_RCTL_RDMTS_1_4 ? "1/4" :
(reg & IXGB_RCTL_RDMTS_MASK) == IXGB_RCTL_RDMTS_1_8 ? "1/8" :
"reserved",
reg & IXGB_RCTL_BAM ? "accept" : "ignore",
reg & IXGB_RCTL_VFE ? "enabled" : "disabled",
reg & IXGB_RCTL_CFIEN ? "enabled" : "disabled");
fprintf(stdout,
" Receive buffer size: %s\n",
(reg & IXGB_RCTL_BSIZE_MASK) == IXGB_RCTL_BSIZE_16384 ? "16384" :
(reg & IXGB_RCTL_BSIZE_MASK) == IXGB_RCTL_BSIZE_8192 ? "8192" :
(reg & IXGB_RCTL_BSIZE_MASK) == IXGB_RCTL_BSIZE_4096 ? "4096" :
"2048");
/* Receive descriptor registers */
fprintf(stdout,
"0x00120: RDLEN (Receive desc length) 0x%08X\n",
regs_buff[14]);
fprintf(stdout,
"0x00128: RDH (Receive desc head) 0x%08X\n",
regs_buff[15]);
fprintf(stdout,
"0x00130: RDT (Receive desc tail) 0x%08X\n",
regs_buff[16]);
fprintf(stdout,
"0x00138: RDTR (Receive delay timer) 0x%08X\n",
regs_buff[17]);
/* Transmit control register */
reg = regs_buff[53];
fprintf(stdout,
"0x00600: TCTL (Transmit ctrl register) 0x%08X\n"
" Transmitter: %s\n",
reg,
reg & IXGB_TCTL_TXEN ? "enabled" : "disabled");
/* Transmit descriptor registers */
fprintf(stdout,
"0x00610: TDLEN (Transmit desc length) 0x%08X\n",
regs_buff[56]);
fprintf(stdout,
"0x00618: TDH (Transmit desc head) 0x%08X\n",
regs_buff[57]);
fprintf(stdout,
"0x00620: TDT (Transmit desc tail) 0x%08X\n",
regs_buff[58]);
fprintf(stdout,
"0x00628: TIDV (Transmit delay timer) 0x%08X\n",
regs_buff[59]);
return 0;
}