Skip to content

Commit 4fe1caa

Browse files
kunalspathakkunalspathak
committed
Add regTypeTag in register*.h files
1 parent 27b8170 commit 4fe1caa

12 files changed

+358
-343
lines changed

‎src/coreclr/jit/emitarm64.cpp

+2-2
Original file line numberDiff line numberDiff line change
@@ -1309,13 +1309,13 @@ emitAttr emitter::emitInsLoadStoreSize(instrDesc* id)
13091309
// clang-format off
13101310
static const char * const xRegNames[] =
13111311
{
1312-
#define REGDEF(name, rnum, mask, xname, wname) xname,
1312+
#define REGDEF(name, rnum, mask, xname, wname, regTypeTag) xname,
13131313
#include "register.h"
13141314
};
13151315

13161316
static const char * const wRegNames[] =
13171317
{
1318-
#define REGDEF(name, rnum, mask, xname, wname) wname,
1318+
#define REGDEF(name, rnum, mask, xname, wname, regTypeTag) wname,
13191319
#include "register.h"
13201320
};
13211321

‎src/coreclr/jit/emitloongarch64.cpp

+1-1
Original file line numberDiff line numberDiff line change
@@ -3909,7 +3909,7 @@ size_t emitter::emitOutputInstr(insGroup* ig, instrDesc* id, BYTE** dp)
39093909
// clang-format off
39103910
static const char* const RegNames[] =
39113911
{
3912-
#define REGDEF(name, rnum, mask, sname) sname,
3912+
#define REGDEF(name, rnum, mask, sname, regTypeTag) sname,
39133913
#include "register.h"
39143914
};
39153915
// clang-format on

‎src/coreclr/jit/emitxarch.cpp

+3-3
Original file line numberDiff line numberDiff line change
@@ -10413,7 +10413,7 @@ const char* emitter::emitRegName(regNumber reg, emitAttr attr, bool varName) con
1041310413
const char* emitter::emitXMMregName(unsigned reg) const
1041410414
{
1041510415
static const char* const regNames[] = {
10416-
#define REGDEF(name, rnum, mask, sname) "x" sname,
10416+
#define REGDEF(name, rnum, mask, sname, regTypeTag) "x" sname,
1041710417
#include "register.h"
1041810418
};
1041910419

@@ -10431,7 +10431,7 @@ const char* emitter::emitXMMregName(unsigned reg) const
1043110431
const char* emitter::emitYMMregName(unsigned reg) const
1043210432
{
1043310433
static const char* const regNames[] = {
10434-
#define REGDEF(name, rnum, mask, sname) "y" sname,
10434+
#define REGDEF(name, rnum, mask, sname, regTypeTag) "y" sname,
1043510435
#include "register.h"
1043610436
};
1043710437

@@ -10449,7 +10449,7 @@ const char* emitter::emitYMMregName(unsigned reg) const
1044910449
const char* emitter::emitZMMregName(unsigned reg) const
1045010450
{
1045110451
static const char* const regNames[] = {
10452-
#define REGDEF(name, rnum, mask, sname) "z" sname,
10452+
#define REGDEF(name, rnum, mask, sname, regTypeTag) "z" sname,
1045310453
#include "register.h"
1045410454
};
1045510455

‎src/coreclr/jit/regMaskTPOps.cpp

+14
Original file line numberDiff line numberDiff line change
@@ -26,3 +26,17 @@ bool regMaskTP::IsRegNumInMask(regNumber reg)
2626
{
2727
return (low & genRegMask(reg)) != 0;
2828
}
29+
30+
/* static */ const int regMaskTP::getRegisterTypeIndex(regNumber reg)
31+
{
32+
static const BYTE _registerTypeIndex[] = {
33+
#ifdef TARGET_ARM64
34+
#define REGDEF(name, rnum, mask, xname, wname, regTypeTag) regTypeTag,
35+
#else
36+
#define REGDEF(name, rnum, mask, sname, regTypeTag) regTypeTag,
37+
#endif
38+
#include "register.h"
39+
};
40+
41+
return _registerTypeIndex[reg];
42+
}

‎src/coreclr/jit/register.h

+69-69
Original file line numberDiff line numberDiff line change
@@ -16,15 +16,15 @@
1616

1717
#if defined(TARGET_X86)
1818
/*
19-
REGDEF(name, rnum, mask, sname) */
20-
REGDEF(EAX, 0, 0x01, "eax" )
21-
REGDEF(ECX, 1, 0x02, "ecx" )
22-
REGDEF(EDX, 2, 0x04, "edx" )
23-
REGDEF(EBX, 3, 0x08, "ebx" )
24-
REGDEF(ESP, 4, 0x10, "esp" )
25-
REGDEF(EBP, 5, 0x20, "ebp" )
26-
REGDEF(ESI, 6, 0x40, "esi" )
27-
REGDEF(EDI, 7, 0x80, "edi" )
19+
REGDEF(name, rnum, mask, sname, regTypeTag) */
20+
REGDEF(EAX, 0, 0x01, "eax", 0)
21+
REGDEF(ECX, 1, 0x02, "ecx", 0)
22+
REGDEF(EDX, 2, 0x04, "edx", 0)
23+
REGDEF(EBX, 3, 0x08, "ebx", 0)
24+
REGDEF(ESP, 4, 0x10, "esp", 0)
25+
REGDEF(EBP, 5, 0x20, "ebp", 0)
26+
REGDEF(ESI, 6, 0x40, "esi", 0)
27+
REGDEF(EDI, 7, 0x80, "edi", 0)
2828
REGALIAS(RAX, EAX)
2929
REGALIAS(RCX, ECX)
3030
REGALIAS(RDX, EDX)
@@ -37,23 +37,23 @@ REGALIAS(RDI, EDI)
3737
#else // !defined(TARGET_X86)
3838

3939
/*
40-
REGDEF(name, rnum, mask, sname) */
41-
REGDEF(RAX, 0, 0x0001, "rax" )
42-
REGDEF(RCX, 1, 0x0002, "rcx" )
43-
REGDEF(RDX, 2, 0x0004, "rdx" )
44-
REGDEF(RBX, 3, 0x0008, "rbx" )
45-
REGDEF(RSP, 4, 0x0010, "rsp" )
46-
REGDEF(RBP, 5, 0x0020, "rbp" )
47-
REGDEF(RSI, 6, 0x0040, "rsi" )
48-
REGDEF(RDI, 7, 0x0080, "rdi" )
49-
REGDEF(R8, 8, 0x0100, "r8" )
50-
REGDEF(R9, 9, 0x0200, "r9" )
51-
REGDEF(R10, 10, 0x0400, "r10" )
52-
REGDEF(R11, 11, 0x0800, "r11" )
53-
REGDEF(R12, 12, 0x1000, "r12" )
54-
REGDEF(R13, 13, 0x2000, "r13" )
55-
REGDEF(R14, 14, 0x4000, "r14" )
56-
REGDEF(R15, 15, 0x8000, "r15" )
40+
REGDEF(name, rnum, mask, sname, regTypeTag) */
41+
REGDEF(RAX, 0, 0x0001, "rax", 0)
42+
REGDEF(RCX, 1, 0x0002, "rcx", 0)
43+
REGDEF(RDX, 2, 0x0004, "rdx", 0)
44+
REGDEF(RBX, 3, 0x0008, "rbx", 0)
45+
REGDEF(RSP, 4, 0x0010, "rsp", 0)
46+
REGDEF(RBP, 5, 0x0020, "rbp", 0)
47+
REGDEF(RSI, 6, 0x0040, "rsi", 0)
48+
REGDEF(RDI, 7, 0x0080, "rdi", 0)
49+
REGDEF(R8, 8, 0x0100, "r8" , 0)
50+
REGDEF(R9, 9, 0x0200, "r9" , 0)
51+
REGDEF(R10, 10, 0x0400, "r10", 0)
52+
REGDEF(R11, 11, 0x0800, "r11", 0)
53+
REGDEF(R12, 12, 0x1000, "r12", 0)
54+
REGDEF(R13, 13, 0x2000, "r13", 0)
55+
REGDEF(R14, 14, 0x4000, "r14", 0)
56+
REGDEF(R15, 15, 0x8000, "r15", 0)
5757

5858
REGALIAS(EAX, RAX)
5959
REGALIAS(ECX, RCX)
@@ -83,55 +83,55 @@ REGALIAS(EDI, RDI)
8383

8484
#endif // !TARGET_AMD64
8585

86-
REGDEF(XMM0, 0+XMMBASE, XMMMASK(0), "mm0" )
87-
REGDEF(XMM1, 1+XMMBASE, XMMMASK(1), "mm1" )
88-
REGDEF(XMM2, 2+XMMBASE, XMMMASK(2), "mm2" )
89-
REGDEF(XMM3, 3+XMMBASE, XMMMASK(3), "mm3" )
90-
REGDEF(XMM4, 4+XMMBASE, XMMMASK(4), "mm4" )
91-
REGDEF(XMM5, 5+XMMBASE, XMMMASK(5), "mm5" )
92-
REGDEF(XMM6, 6+XMMBASE, XMMMASK(6), "mm6" )
93-
REGDEF(XMM7, 7+XMMBASE, XMMMASK(7), "mm7" )
86+
REGDEF(XMM0, 0+XMMBASE, XMMMASK(0), "mm0", 1)
87+
REGDEF(XMM1, 1+XMMBASE, XMMMASK(1), "mm1", 1)
88+
REGDEF(XMM2, 2+XMMBASE, XMMMASK(2), "mm2", 1)
89+
REGDEF(XMM3, 3+XMMBASE, XMMMASK(3), "mm3", 1)
90+
REGDEF(XMM4, 4+XMMBASE, XMMMASK(4), "mm4", 1)
91+
REGDEF(XMM5, 5+XMMBASE, XMMMASK(5), "mm5", 1)
92+
REGDEF(XMM6, 6+XMMBASE, XMMMASK(6), "mm6", 1)
93+
REGDEF(XMM7, 7+XMMBASE, XMMMASK(7), "mm7", 1)
9494

9595
#ifdef TARGET_AMD64
96-
REGDEF(XMM8, 8+XMMBASE, XMMMASK(8), "mm8" )
97-
REGDEF(XMM9, 9+XMMBASE, XMMMASK(9), "mm9" )
98-
REGDEF(XMM10, 10+XMMBASE, XMMMASK(10), "mm10" )
99-
REGDEF(XMM11, 11+XMMBASE, XMMMASK(11), "mm11" )
100-
REGDEF(XMM12, 12+XMMBASE, XMMMASK(12), "mm12" )
101-
REGDEF(XMM13, 13+XMMBASE, XMMMASK(13), "mm13" )
102-
REGDEF(XMM14, 14+XMMBASE, XMMMASK(14), "mm14" )
103-
REGDEF(XMM15, 15+XMMBASE, XMMMASK(15), "mm15" )
104-
105-
REGDEF(XMM16, 16+XMMBASE, XMMMASK(16), "mm16" )
106-
REGDEF(XMM17, 17+XMMBASE, XMMMASK(17), "mm17" )
107-
REGDEF(XMM18, 18+XMMBASE, XMMMASK(18), "mm18" )
108-
REGDEF(XMM19, 19+XMMBASE, XMMMASK(19), "mm19" )
109-
REGDEF(XMM20, 20+XMMBASE, XMMMASK(20), "mm20" )
110-
REGDEF(XMM21, 21+XMMBASE, XMMMASK(21), "mm21" )
111-
REGDEF(XMM22, 22+XMMBASE, XMMMASK(22), "mm22" )
112-
REGDEF(XMM23, 23+XMMBASE, XMMMASK(23), "mm23" )
113-
114-
REGDEF(XMM24, 24+XMMBASE, XMMMASK(24), "mm24" )
115-
REGDEF(XMM25, 25+XMMBASE, XMMMASK(25), "mm25" )
116-
REGDEF(XMM26, 26+XMMBASE, XMMMASK(26), "mm26" )
117-
REGDEF(XMM27, 27+XMMBASE, XMMMASK(27), "mm27" )
118-
REGDEF(XMM28, 28+XMMBASE, XMMMASK(28), "mm28" )
119-
REGDEF(XMM29, 29+XMMBASE, XMMMASK(29), "mm29" )
120-
REGDEF(XMM30, 30+XMMBASE, XMMMASK(30), "mm30" )
121-
REGDEF(XMM31, 31+XMMBASE, XMMMASK(31), "mm31" )
96+
REGDEF(XMM8, 8+XMMBASE, XMMMASK(8), "mm8", 1)
97+
REGDEF(XMM9, 9+XMMBASE, XMMMASK(9), "mm9", 1)
98+
REGDEF(XMM10, 10+XMMBASE, XMMMASK(10), "mm10", 1)
99+
REGDEF(XMM11, 11+XMMBASE, XMMMASK(11), "mm11", 1)
100+
REGDEF(XMM12, 12+XMMBASE, XMMMASK(12), "mm12", 1)
101+
REGDEF(XMM13, 13+XMMBASE, XMMMASK(13), "mm13", 1)
102+
REGDEF(XMM14, 14+XMMBASE, XMMMASK(14), "mm14", 1)
103+
REGDEF(XMM15, 15+XMMBASE, XMMMASK(15), "mm15", 1)
104+
105+
REGDEF(XMM16, 16+XMMBASE, XMMMASK(16), "mm16", 1)
106+
REGDEF(XMM17, 17+XMMBASE, XMMMASK(17), "mm17", 1)
107+
REGDEF(XMM18, 18+XMMBASE, XMMMASK(18), "mm18", 1)
108+
REGDEF(XMM19, 19+XMMBASE, XMMMASK(19), "mm19", 1)
109+
REGDEF(XMM20, 20+XMMBASE, XMMMASK(20), "mm20", 1)
110+
REGDEF(XMM21, 21+XMMBASE, XMMMASK(21), "mm21", 1)
111+
REGDEF(XMM22, 22+XMMBASE, XMMMASK(22), "mm22", 1)
112+
REGDEF(XMM23, 23+XMMBASE, XMMMASK(23), "mm23", 1)
113+
114+
REGDEF(XMM24, 24+XMMBASE, XMMMASK(24), "mm24", 1)
115+
REGDEF(XMM25, 25+XMMBASE, XMMMASK(25), "mm25", 1)
116+
REGDEF(XMM26, 26+XMMBASE, XMMMASK(26), "mm26", 1)
117+
REGDEF(XMM27, 27+XMMBASE, XMMMASK(27), "mm27", 1)
118+
REGDEF(XMM28, 28+XMMBASE, XMMMASK(28), "mm28", 1)
119+
REGDEF(XMM29, 29+XMMBASE, XMMMASK(29), "mm29", 1)
120+
REGDEF(XMM30, 30+XMMBASE, XMMMASK(30), "mm30", 1)
121+
REGDEF(XMM31, 31+XMMBASE, XMMMASK(31), "mm31", 1)
122122

123123
#endif // !TARGET_AMD64
124124

125-
REGDEF(K0, 0+KBASE, KMASK(0), "k0" )
126-
REGDEF(K1, 1+KBASE, KMASK(1), "k1" )
127-
REGDEF(K2, 2+KBASE, KMASK(2), "k2" )
128-
REGDEF(K3, 3+KBASE, KMASK(3), "k3" )
129-
REGDEF(K4, 4+KBASE, KMASK(4), "k4" )
130-
REGDEF(K5, 5+KBASE, KMASK(5), "k5" )
131-
REGDEF(K6, 6+KBASE, KMASK(6), "k6" )
132-
REGDEF(K7, 7+KBASE, KMASK(7), "k7" )
125+
REGDEF(K0, 0+KBASE, KMASK(0), "k0", 2)
126+
REGDEF(K1, 1+KBASE, KMASK(1), "k1", 2)
127+
REGDEF(K2, 2+KBASE, KMASK(2), "k2", 2)
128+
REGDEF(K3, 3+KBASE, KMASK(3), "k3", 2)
129+
REGDEF(K4, 4+KBASE, KMASK(4), "k4", 2)
130+
REGDEF(K5, 5+KBASE, KMASK(5), "k5", 2)
131+
REGDEF(K6, 6+KBASE, KMASK(6), "k6", 2)
132+
REGDEF(K7, 7+KBASE, KMASK(7), "k7", 2)
133133

134-
REGDEF(STK, 8+KBASE, 0x0000, "STK" )
134+
REGDEF(STK, 8+KBASE, 0x0000, "STK", 3)
135135

136136
#elif defined(TARGET_ARM)
137137
#include "registerarm.h"

‎src/coreclr/jit/registerarm.h

+50-50
Original file line numberDiff line numberDiff line change
@@ -13,59 +13,59 @@
1313
#endif
1414

1515
/*
16-
REGDEF(name, rnum, mask, sname) */
17-
REGDEF(R0, 0, 0x0001, "r0" )
18-
REGDEF(R1, 1, 0x0002, "r1" )
19-
REGDEF(R2, 2, 0x0004, "r2" )
20-
REGDEF(R3, 3, 0x0008, "r3" )
21-
REGDEF(R4, 4, 0x0010, "r4" )
22-
REGDEF(R5, 5, 0x0020, "r5" )
23-
REGDEF(R6, 6, 0x0040, "r6" )
24-
REGDEF(R7, 7, 0x0080, "r7" )
25-
REGDEF(R8, 8, 0x0100, "r8" )
26-
REGDEF(R9, 9, 0x0200, "r9" )
27-
REGDEF(R10, 10, 0x0400, "r10" )
28-
REGDEF(R11, 11, 0x0800, "r11" )
29-
REGDEF(R12, 12, 0x1000, "r12" )
30-
REGDEF(SP, 13, 0x2000, "sp" )
31-
REGDEF(LR, 14, 0x4000, "lr" )
32-
REGDEF(PC, 15, 0x8000, "pc" )
16+
REGDEF(name, rnum, mask, sname, regTypeTag) */
17+
REGDEF(R0, 0, 0x0001, "r0", 0)
18+
REGDEF(R1, 1, 0x0002, "r1", 0)
19+
REGDEF(R2, 2, 0x0004, "r2", 0)
20+
REGDEF(R3, 3, 0x0008, "r3", 0)
21+
REGDEF(R4, 4, 0x0010, "r4", 0)
22+
REGDEF(R5, 5, 0x0020, "r5", 0)
23+
REGDEF(R6, 6, 0x0040, "r6", 0)
24+
REGDEF(R7, 7, 0x0080, "r7", 0)
25+
REGDEF(R8, 8, 0x0100, "r8", 0)
26+
REGDEF(R9, 9, 0x0200, "r9", 0)
27+
REGDEF(R10, 10, 0x0400, "r10",0)
28+
REGDEF(R11, 11, 0x0800, "r11",0)
29+
REGDEF(R12, 12, 0x1000, "r12",0)
30+
REGDEF(SP, 13, 0x2000, "sp", 0)
31+
REGDEF(LR, 14, 0x4000, "lr", 0)
32+
REGDEF(PC, 15, 0x8000, "pc", 0)
3333

3434
#define FPBASE 16
3535
#define VFPMASK(x) (((int64_t)1) << (x+FPBASE))
3636

37-
REGDEF(F0, 0+FPBASE, VFPMASK(0), "f0")
38-
REGDEF(F1, 1+FPBASE, VFPMASK(1), "f1")
39-
REGDEF(F2, 2+FPBASE, VFPMASK(2), "f2")
40-
REGDEF(F3, 3+FPBASE, VFPMASK(3), "f3")
41-
REGDEF(F4, 4+FPBASE, VFPMASK(4), "f4")
42-
REGDEF(F5, 5+FPBASE, VFPMASK(5), "f5")
43-
REGDEF(F6, 6+FPBASE, VFPMASK(6), "f6")
44-
REGDEF(F7, 7+FPBASE, VFPMASK(7), "f7")
45-
REGDEF(F8, 8+FPBASE, VFPMASK(8), "f8")
46-
REGDEF(F9, 9+FPBASE, VFPMASK(9), "f9")
47-
REGDEF(F10, 10+FPBASE, VFPMASK(10), "f10")
48-
REGDEF(F11, 11+FPBASE, VFPMASK(11), "f11")
49-
REGDEF(F12, 12+FPBASE, VFPMASK(12), "f12")
50-
REGDEF(F13, 13+FPBASE, VFPMASK(13), "f13")
51-
REGDEF(F14, 14+FPBASE, VFPMASK(14), "f14")
52-
REGDEF(F15, 15+FPBASE, VFPMASK(15), "f15")
53-
REGDEF(F16, 16+FPBASE, VFPMASK(16), "f16")
54-
REGDEF(F17, 17+FPBASE, VFPMASK(17), "f17")
55-
REGDEF(F18, 18+FPBASE, VFPMASK(18), "f18")
56-
REGDEF(F19, 19+FPBASE, VFPMASK(19), "f19")
57-
REGDEF(F20, 20+FPBASE, VFPMASK(20), "f20")
58-
REGDEF(F21, 21+FPBASE, VFPMASK(21), "f21")
59-
REGDEF(F22, 22+FPBASE, VFPMASK(22), "f22")
60-
REGDEF(F23, 23+FPBASE, VFPMASK(23), "f23")
61-
REGDEF(F24, 24+FPBASE, VFPMASK(24), "f24")
62-
REGDEF(F25, 25+FPBASE, VFPMASK(25), "f25")
63-
REGDEF(F26, 26+FPBASE, VFPMASK(26), "f26")
64-
REGDEF(F27, 27+FPBASE, VFPMASK(27), "f27")
65-
REGDEF(F28, 28+FPBASE, VFPMASK(28), "f28")
66-
REGDEF(F29, 29+FPBASE, VFPMASK(29), "f29")
67-
REGDEF(F30, 30+FPBASE, VFPMASK(30), "f30")
68-
REGDEF(F31, 31+FPBASE, VFPMASK(31), "f31")
37+
REGDEF(F0, 0+FPBASE, VFPMASK(0), "f0", 1)
38+
REGDEF(F1, 1+FPBASE, VFPMASK(1), "f1", 1)
39+
REGDEF(F2, 2+FPBASE, VFPMASK(2), "f2", 1)
40+
REGDEF(F3, 3+FPBASE, VFPMASK(3), "f3", 1)
41+
REGDEF(F4, 4+FPBASE, VFPMASK(4), "f4", 1)
42+
REGDEF(F5, 5+FPBASE, VFPMASK(5), "f5", 1)
43+
REGDEF(F6, 6+FPBASE, VFPMASK(6), "f6", 1)
44+
REGDEF(F7, 7+FPBASE, VFPMASK(7), "f7", 1)
45+
REGDEF(F8, 8+FPBASE, VFPMASK(8), "f8", 1)
46+
REGDEF(F9, 9+FPBASE, VFPMASK(9), "f9", 1)
47+
REGDEF(F10, 10+FPBASE, VFPMASK(10), "f10", 1)
48+
REGDEF(F11, 11+FPBASE, VFPMASK(11), "f11", 1)
49+
REGDEF(F12, 12+FPBASE, VFPMASK(12), "f12", 1)
50+
REGDEF(F13, 13+FPBASE, VFPMASK(13), "f13", 1)
51+
REGDEF(F14, 14+FPBASE, VFPMASK(14), "f14", 1)
52+
REGDEF(F15, 15+FPBASE, VFPMASK(15), "f15", 1)
53+
REGDEF(F16, 16+FPBASE, VFPMASK(16), "f16", 1)
54+
REGDEF(F17, 17+FPBASE, VFPMASK(17), "f17", 1)
55+
REGDEF(F18, 18+FPBASE, VFPMASK(18), "f18", 1)
56+
REGDEF(F19, 19+FPBASE, VFPMASK(19), "f19", 1)
57+
REGDEF(F20, 20+FPBASE, VFPMASK(20), "f20", 1)
58+
REGDEF(F21, 21+FPBASE, VFPMASK(21), "f21", 1)
59+
REGDEF(F22, 22+FPBASE, VFPMASK(22), "f22", 1)
60+
REGDEF(F23, 23+FPBASE, VFPMASK(23), "f23", 1)
61+
REGDEF(F24, 24+FPBASE, VFPMASK(24), "f24", 1)
62+
REGDEF(F25, 25+FPBASE, VFPMASK(25), "f25", 1)
63+
REGDEF(F26, 26+FPBASE, VFPMASK(26), "f26", 1)
64+
REGDEF(F27, 27+FPBASE, VFPMASK(27), "f27", 1)
65+
REGDEF(F28, 28+FPBASE, VFPMASK(28), "f28", 1)
66+
REGDEF(F29, 29+FPBASE, VFPMASK(29), "f29", 1)
67+
REGDEF(F30, 30+FPBASE, VFPMASK(30), "f30", 1)
68+
REGDEF(F31, 31+FPBASE, VFPMASK(31), "f31", 1)
6969

7070

7171
// Allow us to call R11/FP, SP, LR and PC by their register number names
@@ -75,7 +75,7 @@ REGALIAS(R14, LR)
7575
REGALIAS(R15, PC)
7676

7777
// This must be last!
78-
REGDEF(STK, 32+FPBASE, 0x0000, "STK")
78+
REGDEF(STK, 32+FPBASE, 0x0000, "STK", 2)
7979

8080
/*****************************************************************************/
8181
#undef REGDEF

0 commit comments

Comments
 (0)