1
1
/**
2
2
**************************************************************************
3
3
* @file at32f435_437.h
4
- * @version v2.0.5
5
- * @date 2022-02-11
4
+ * @version v2.1.0
5
+ * @date 2022-08-16
6
6
* @brief at32f435_437 header file
7
7
**************************************************************************
8
8
* Copyright notice & Disclaimer
9
9
*
10
- * The software Board Support Package (BSP) that is made available to
11
- * download from Artery official website is the copyrighted work of Artery.
12
- * Artery authorizes customers to use, copy, and distribute the BSP
13
- * software and its related documentation for the purpose of design and
14
- * development in conjunction with Artery microcontrollers. Use of the
10
+ * The software Board Support Package (BSP) that is made available to
11
+ * download from Artery official website is the copyrighted work of Artery.
12
+ * Artery authorizes customers to use, copy, and distribute the BSP
13
+ * software and its related documentation for the purpose of design and
14
+ * development in conjunction with Artery microcontrollers. Use of the
15
15
* software is governed by this copyright notice and the following disclaimer.
16
16
*
17
17
* THIS SOFTWARE IS PROVIDED ON "AS IS" BASIS WITHOUT WARRANTIES,
@@ -43,7 +43,7 @@ extern "C" {
43
43
/** @addtogroup AT32F435_437
44
44
* @{
45
45
*/
46
-
46
+
47
47
/** @addtogroup Library_configuration_section
48
48
* @{
49
49
*/
@@ -84,8 +84,8 @@ extern "C" {
84
84
#ifndef USE_STDPERIPH_DRIVER
85
85
/**
86
86
* @brief comment the line below if you will not use the peripherals drivers.
87
- * in this case, these drivers will not be included and the application code will
88
- * be based on direct access to peripherals registers
87
+ * in this case, these drivers will not be included and the application code will
88
+ * be based on direct access to peripherals registers
89
89
*/
90
90
#ifdef _RTE_
91
91
#include "RTE_Components.h"
@@ -99,8 +99,8 @@ extern "C" {
99
99
* @brief at32f435_437 standard peripheral library version number
100
100
*/
101
101
#define __AT32F435_437_LIBRARY_VERSION_MAJOR (0x02) /*!< [31:24] major version */
102
- #define __AT32F435_437_LIBRARY_VERSION_MIDDLE (0x00 ) /*!< [23:16] middle version */
103
- #define __AT32F435_437_LIBRARY_VERSION_MINOR (0x05 ) /*!< [15:8] minor version */
102
+ #define __AT32F435_437_LIBRARY_VERSION_MIDDLE (0x01 ) /*!< [23:16] middle version */
103
+ #define __AT32F435_437_LIBRARY_VERSION_MINOR (0x00 ) /*!< [15:8] minor version */
104
104
#define __AT32F435_437_LIBRARY_VERSION_RC (0x00) /*!< [7:0] release candidate */
105
105
#define __AT32F435_437_LIBRARY_VERSION ((__AT32F435_437_LIBRARY_VERSION_MAJOR << 24) | \
106
106
(__AT32F435_437_LIBRARY_VERSION_MIDDLE << 16) | \
@@ -232,13 +232,13 @@ typedef enum IRQn
232
232
TMR20_OVF_IRQn = 105 , /*!< tmr20 overflow interrupt */
233
233
TMR20_TRG_HALL_IRQn = 106 , /*!< tmr20 trigger and hall interrupt */
234
234
TMR20_CH_IRQn = 107 , /*!< tmr20 channel interrupt */
235
- DMA2_Channel1_IRQn = 108 , /*!< dma1 channel 1 global interrupt */
236
- DMA2_Channel2_IRQn = 109 , /*!< dma1 channel 2 global interrupt */
237
- DMA2_Channel3_IRQn = 110 , /*!< dma1 channel 3 global interrupt */
238
- DMA2_Channel4_IRQn = 111 , /*!< dma1 channel 4 global interrupt */
239
- DMA2_Channel5_IRQn = 112 , /*!< dma1 channel 5 global interrupt */
240
- DMA2_Channel6_IRQn = 113 , /*!< dma1 channel 6 global interrupt */
241
- DMA2_Channel7_IRQn = 114 , /*!< dma1 channel 7 global interrupt */
235
+ DMA2_Channel1_IRQn = 108 , /*!< dma2 channel 1 global interrupt */
236
+ DMA2_Channel2_IRQn = 109 , /*!< dma2 channel 2 global interrupt */
237
+ DMA2_Channel3_IRQn = 110 , /*!< dma2 channel 3 global interrupt */
238
+ DMA2_Channel4_IRQn = 111 , /*!< dma2 channel 4 global interrupt */
239
+ DMA2_Channel5_IRQn = 112 , /*!< dma2 channel 5 global interrupt */
240
+ DMA2_Channel6_IRQn = 113 , /*!< dma2 channel 6 global interrupt */
241
+ DMA2_Channel7_IRQn = 114 , /*!< dma2 channel 7 global interrupt */
242
242
#endif
243
243
244
244
#if defined (AT32F437xx )
@@ -313,13 +313,13 @@ typedef enum IRQn
313
313
TMR20_OVF_IRQn = 105 , /*!< tmr20 overflow interrupt */
314
314
TMR20_TRG_HALL_IRQn = 106 , /*!< tmr20 trigger and hall interrupt */
315
315
TMR20_CH_IRQn = 107 , /*!< tmr20 channel interrupt */
316
- DMA2_Channel1_IRQn = 108 , /*!< dma1 channel 1 global interrupt */
317
- DMA2_Channel2_IRQn = 109 , /*!< dma1 channel 2 global interrupt */
318
- DMA2_Channel3_IRQn = 110 , /*!< dma1 channel 3 global interrupt */
319
- DMA2_Channel4_IRQn = 111 , /*!< dma1 channel 4 global interrupt */
320
- DMA2_Channel5_IRQn = 112 , /*!< dma1 channel 5 global interrupt */
321
- DMA2_Channel6_IRQn = 113 , /*!< dma1 channel 6 global interrupt */
322
- DMA2_Channel7_IRQn = 114 , /*!< dma1 channel 7 global interrupt */
316
+ DMA2_Channel1_IRQn = 108 , /*!< dma2 channel 1 global interrupt */
317
+ DMA2_Channel2_IRQn = 109 , /*!< dma2 channel 2 global interrupt */
318
+ DMA2_Channel3_IRQn = 110 , /*!< dma2 channel 3 global interrupt */
319
+ DMA2_Channel4_IRQn = 111 , /*!< dma2 channel 4 global interrupt */
320
+ DMA2_Channel5_IRQn = 112 , /*!< dma2 channel 5 global interrupt */
321
+ DMA2_Channel6_IRQn = 113 , /*!< dma2 channel 6 global interrupt */
322
+ DMA2_Channel7_IRQn = 114 , /*!< dma2 channel 7 global interrupt */
323
323
#endif
324
324
325
325
} IRQn_Type ;
@@ -334,7 +334,7 @@ typedef enum IRQn
334
334
335
335
/** @addtogroup Exported_types
336
336
* @{
337
- */
337
+ */
338
338
339
339
typedef int32_t INT32 ;
340
340
typedef int16_t INT16 ;
@@ -376,7 +376,7 @@ typedef __I uint16_t vuc16; /*!< read only */
376
376
typedef __I uint8_t vuc8 ; /*!< read only */
377
377
378
378
typedef enum {RESET = 0 , SET = !RESET } flag_status ;
379
- typedef enum {FALSE = 0 , TRUE = !FALSE} confirm_state ;
379
+ typedef enum {FALSE = 0 , TRUE = !FALSE} confirm_state ;
380
380
typedef enum {ERROR = 0 , SUCCESS = !ERROR } error_status ;
381
381
382
382
/**
@@ -480,7 +480,7 @@ typedef enum {ERROR = 0, SUCCESS = !ERROR} error_status;
480
480
#define USART1_BASE (APB2PERIPH_BASE + 0x1000)
481
481
#define TMR8_BASE (APB2PERIPH_BASE + 0x0400)
482
482
#define TMR1_BASE (APB2PERIPH_BASE + 0x0000)
483
- /* ahb bus base address */
483
+ /* ahb bus base address */
484
484
#define OTGFS2_BASE (AHBPERIPH1_BASE + 0x20000)
485
485
#define SDIO1_BASE (AHBPERIPH1_BASE + 0xC400)
486
486
#define GPIOH_BASE (AHBPERIPH1_BASE + 0x1C00)
@@ -557,7 +557,7 @@ typedef enum {ERROR = 0, SUCCESS = !ERROR} error_status;
557
557
#define EDMA_STREAM6_2D_BASE (EDMA_2D_BASE + 0x002C)
558
558
#define EDMA_STREAM7_2D_BASE (EDMA_2D_BASE + 0x0034)
559
559
#define EDMA_STREAM8_2D_BASE (EDMA_2D_BASE + 0x003C)
560
-
560
+
561
561
#define EDMA_LL_BASE (EDMA_BASE + 0x00D0)
562
562
#define EDMA_STREAM1_LL_BASE (EDMA_LL_BASE + 0x0004)
563
563
#define EDMA_STREAM2_LL_BASE (EDMA_LL_BASE + 0x0008)
@@ -640,7 +640,7 @@ typedef enum {ERROR = 0, SUCCESS = !ERROR} error_status;
640
640
#define USART1_BASE (APB2PERIPH_BASE + 0x1000)
641
641
#define TMR8_BASE (APB2PERIPH_BASE + 0x0400)
642
642
#define TMR1_BASE (APB2PERIPH_BASE + 0x0000)
643
- /* ahb bus base address */
643
+ /* ahb bus base address */
644
644
#define OTGFS2_BASE (AHBPERIPH1_BASE + 0x20000)
645
645
#define SDIO1_BASE (AHBPERIPH1_BASE + 0xC400)
646
646
#define EMAC_BASE (AHBPERIPH1_BASE + 0x8000)
@@ -718,7 +718,7 @@ typedef enum {ERROR = 0, SUCCESS = !ERROR} error_status;
718
718
#define EDMA_STREAM6_2D_BASE (EDMA_2D_BASE + 0x002C)
719
719
#define EDMA_STREAM7_2D_BASE (EDMA_2D_BASE + 0x0034)
720
720
#define EDMA_STREAM8_2D_BASE (EDMA_2D_BASE + 0x003C)
721
-
721
+
722
722
#define EDMA_LL_BASE (EDMA_BASE + 0x00D0)
723
723
#define EDMA_STREAM1_LL_BASE (EDMA_LL_BASE + 0x0004)
724
724
#define EDMA_STREAM2_LL_BASE (EDMA_LL_BASE + 0x0008)
@@ -760,7 +760,7 @@ typedef enum {ERROR = 0, SUCCESS = !ERROR} error_status;
760
760
/**
761
761
* @}
762
762
*/
763
-
763
+
764
764
/**
765
765
* @}
766
766
*/
0 commit comments