Skip to content

Commit 68e8270

Browse files
cristiccgregkh
authored andcommitted
arm64: dts: rockchip: Enable HDMI PHY clk provider on rk3576
commit aba7987 upstream. As with the RK3588 SoC, the HDMI PHY PLL on RK3576 can be used as a more accurate pixel clock source for VOP2, which is actually mandatory to ensure proper support for display modes handling. Add the missing #clock-cells property to allow using the clock provider functionality of HDMI PHY. Fixes: ad0ea23 ("arm64: dts: rockchip: Add hdmi for rk3576") Cc: stable@vger.kernel.org Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com> Tested-by: Nicolas Frattaroli <nicolas.frattaroli@collabora.com> Link: https://lore.kernel.org/r/20250612-rk3576-hdmitx-fix-v1-2-4b11007d8675@collabora.com Signed-off-by: Heiko Stuebner <heiko@sntech.de> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
1 parent cd93a97 commit 68e8270

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

arch/arm64/boot/dts/rockchip/rk3576.dtsi

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2393,6 +2393,7 @@
23932393
reg = <0x0 0x2b000000 0x0 0x2000>;
23942394
clocks = <&cru CLK_PHY_REF_SRC>, <&cru PCLK_HDPTX_APB>;
23952395
clock-names = "ref", "apb";
2396+
#clock-cells = <0>;
23962397
resets = <&cru SRST_P_HDPTX_APB>, <&cru SRST_HDPTX_INIT>,
23972398
<&cru SRST_HDPTX_CMN>, <&cru SRST_HDPTX_LANE>;
23982399
reset-names = "apb", "init", "cmn", "lane";

0 commit comments

Comments
 (0)