Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Instruction register and predecode #1

Open
Kurumiiw opened this issue Feb 22, 2022 · 0 comments · May be fixed by #2
Open

Instruction register and predecode #1

Kurumiiw opened this issue Feb 22, 2022 · 0 comments · May be fixed by #2
Assignees

Comments

@Kurumiiw
Copy link
Contributor

Kurumiiw commented Feb 22, 2022

Module for the instruction register and predecode part of the processor.
NOTE

  • These two modules are two different blocks on the schematic by Breaknes - the reason for their combination here is for simplicity; their functionality are intertwined, to an extent that they may as well be the same module.
@Kurumiiw Kurumiiw self-assigned this Feb 22, 2022
@Kurumiiw Kurumiiw linked a pull request Feb 22, 2022 that will close this issue
@Kurumiiw Kurumiiw linked a pull request Feb 22, 2022 that will close this issue
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging a pull request may close this issue.

1 participant