Skip to content

Commit f9827ca

Browse files
authored
fix typo in README.md
1 parent d2bee90 commit f9827ca

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
## Introduction
66

7-
Intel® Compiler for SystemC* (ICSC) translates synthesizable SystemC design into equvivalent SystemVerilog code.
7+
Intel® Compiler for SystemC* (ICSC) translates synthesizable SystemC design into equivalent SystemVerilog code.
88

99
ICSC checks a SystemC design for common coding mistakes and generates human-readable SystemVerilog code. The tool supports SystemC synthesizable subset in method and thread processes, and arbitrary C++ code in module constructors. ICSC is based on Clang/LLVM 18.1.8 and includes SystemC 3.0.0.
1010

0 commit comments

Comments
 (0)