-
Notifications
You must be signed in to change notification settings - Fork 5
/
ipts-sensor-regs.h
700 lines (598 loc) · 25.8 KB
/
ipts-sensor-regs.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
/*
* Touch Sensor Register definition
*
* Copyright (c) 2013-2016, Intel Corporation.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#ifndef _TOUCH_SENSOR_REGS_H
#define _TOUCH_SENSOR_REGS_H
#pragma pack(1)
// define C_ASSERT macro to check structure size and fail compile for unexpected mismatch
#ifndef C_ASSERT
#define C_ASSERT(e) typedef char __C_ASSERT__[(e)?1:-1]
#endif
//
// Compatibility versions for this header file
//
#define TOUCH_EDS_REV_MINOR 0
#define TOUCH_EDS_REV_MAJOR 1
#define TOUCH_EDS_INTF_REV 1
#define TOUCH_PROTOCOL_VER 0
//
// Offset 00h: TOUCH_STS: Status Register
// This register is read by the SPI Controller immediately following an interrupt.
//
#define TOUCH_STS_REG_OFFSET 0x00
typedef enum touch_sts_reg_int_type
{
TOUCH_STS_REG_INT_TYPE_DATA_AVAIL = 0, // Touch Data Available
TOUCH_STS_REG_INT_TYPE_RESET_OCCURRED, // Reset Occurred
TOUCH_STS_REG_INT_TYPE_ERROR_OCCURRED, // Error Occurred
TOUCH_STS_REG_INT_TYPE_VENDOR_DATA, // Vendor specific data, treated same as raw frame
TOUCH_STS_REG_INT_TYPE_GET_FEATURES, // Get Features response data available
TOUCH_STS_REG_INT_TYPE_MAX
} touch_sts_reg_int_type_t;
C_ASSERT(sizeof(touch_sts_reg_int_type_t) == 4);
typedef enum touch_sts_reg_pwr_state
{
TOUCH_STS_REG_PWR_STATE_SLEEP = 0, // Sleep
TOUCH_STS_REG_PWR_STATE_DOZE, // Doze
TOUCH_STS_REG_PWR_STATE_ARMED, // Armed
TOUCH_STS_REG_PWR_STATE_SENSING, // Sensing
TOUCH_STS_REG_PWR_STATE_MAX
} touch_sts_reg_pwr_state_t;
C_ASSERT(sizeof(touch_sts_reg_pwr_state_t) == 4);
typedef enum touch_sts_reg_init_state
{
TOUCH_STS_REG_INIT_STATE_READY_FOR_OP = 0, // Ready for normal operation
TOUCH_STS_REG_INIT_STATE_FW_NEEDED, // Touch IC needs its Firmware loaded
TOUCH_STS_REG_INIT_STATE_DATA_NEEDED, // Touch IC needs its Data loaded
TOUCH_STS_REG_INIT_STATE_INIT_ERROR, // Error info in TOUCH_ERR_REG
TOUCH_STS_REG_INIT_STATE_MAX
} touch_sts_reg_init_state_t;
C_ASSERT(sizeof(touch_sts_reg_init_state_t) == 4);
#define TOUCH_SYNC_BYTE_VALUE 0x5A
typedef union touch_sts_reg
{
u32 reg_value;
struct
{
// When set, this indicates the hardware has data that needs to be read.
u32 int_status :1;
// see TOUCH_STS_REG_INT_TYPE
u32 int_type :4;
// see TOUCH_STS_REG_PWR_STATE
u32 pwr_state :2;
// see TOUCH_STS_REG_INIT_STATE
u32 init_state :2;
// Busy bit indicates that sensor cannot accept writes at this time
u32 busy :1;
// Reserved
u32 reserved :14;
// Synchronization bit, should always be TOUCH_SYNC_BYTE_VALUE
u32 sync_byte :8;
} fields;
} touch_sts_reg_t;
C_ASSERT(sizeof(touch_sts_reg_t) == 4);
//
// Offset 04h: TOUCH_FRAME_CHAR: Frame Characteristics Register
// This registers describes the characteristics of each data frame read by the SPI Controller in
// response to a touch interrupt.
//
#define TOUCH_FRAME_CHAR_REG_OFFSET 0x04
typedef union touch_frame_char_reg
{
u32 reg_value;
struct
{
// Micro-Frame Size (MFS): Indicates the size of a touch micro-frame in byte increments.
// When a micro-frame is to be read for processing (in data mode), this is the total number of
// bytes that must be read per interrupt, split into multiple read commands no longer than RPS.
// Maximum micro-frame size is 256KB.
u32 microframe_size :18;
// Micro-Frames per Frame (MFPF): Indicates the number of micro-frames per frame. If a
// sensor's frame does not contain micro-frames this value will be 1. Valid values are 1-31.
u32 microframes_per_frame :5;
// Micro-Frame Index (MFI): Indicates the index of the micro-frame within a frame. This allows
// the SPI Controller to maintain synchronization with the sensor and determine when the final
// micro-frame has arrived. Valid values are 1-31.
u32 microframe_index :5;
// HID/Raw Data: This bit describes whether the data from the sensor is Raw data or a HID
// report. When set, the data is a HID report.
u32 hid_report :1;
// Reserved
u32 reserved :3;
} fields;
} touch_frame_char_reg_t;
C_ASSERT(sizeof(touch_frame_char_reg_t) == 4);
//
// Offset 08h: Touch Error Register
//
#define TOUCH_ERR_REG_OFFSET 0x08
// bit definition is vendor specific
typedef union touch_err_reg
{
u32 reg_value;
struct
{
u32 invalid_fw :1;
u32 invalid_data :1;
u32 self_test_failed :1;
u32 reserved :12;
u32 fatal_error :1;
u32 vendor_errors :16;
} fields;
} touch_err_reg_t;
C_ASSERT(sizeof(touch_err_reg_t) == 4);
//
// Offset 0Ch: RESERVED
// This register is reserved for future use.
//
//
// Offset 10h: Touch Identification Register
//
#define TOUCH_ID_REG_OFFSET 0x10
#define TOUCH_ID_REG_VALUE 0x43495424
// expected value is "$TIC" or 0x43495424
typedef u32 touch_id_reg_t;
C_ASSERT(sizeof(touch_id_reg_t) == 4);
//
// Offset 14h: TOUCH_DATA_SZ: Touch Data Size Register
// This register describes the maximum size of frames and feedback data
//
#define TOUCH_DATA_SZ_REG_OFFSET 0x14
#define TOUCH_MAX_FRAME_SIZE_INCREMENT 64
#define TOUCH_MAX_FEEDBACK_SIZE_INCREMENT 64
#define TOUCH_SENSOR_MAX_FRAME_SIZE (32 * 1024) // Max allowed frame size 32KB
#define TOUCH_SENSOR_MAX_FEEDBACK_SIZE (16 * 1024) // Max allowed feedback size 16KB
typedef union touch_data_sz_reg
{
u32 reg_value;
struct
{
// This value describes the maximum frame size in 64byte increments.
u32 max_frame_size :12;
// This value describes the maximum feedback size in 64byte increments.
u32 max_feedback_size :8;
// Reserved
u32 reserved :12;
} fields;
} touch_data_sz_reg_t;
C_ASSERT(sizeof(touch_data_sz_reg_t) == 4);
//
// Offset 18h: TOUCH_CAPABILITIES: Touch Capabilities Register
// This register informs the host as to the capabilities of the touch IC.
//
#define TOUCH_CAPS_REG_OFFSET 0x18
typedef enum touch_caps_reg_read_delay_time
{
TOUCH_CAPS_REG_READ_DELAY_TIME_0,
TOUCH_CAPS_REG_READ_DELAY_TIME_10uS,
TOUCH_CAPS_REG_READ_DELAY_TIME_50uS,
TOUCH_CAPS_REG_READ_DELAY_TIME_100uS,
TOUCH_CAPS_REG_READ_DELAY_TIME_150uS,
TOUCH_CAPS_REG_READ_DELAY_TIME_250uS,
TOUCH_CAPS_REG_READ_DELAY_TIME_500uS,
TOUCH_CAPS_REG_READ_DELAY_TIME_1mS,
} touch_caps_reg_read_delay_time_t;
C_ASSERT(sizeof(touch_caps_reg_read_delay_time_t) == 4);
#define TOUCH_BULK_DATA_MAX_WRITE_INCREMENT 64
typedef union touch_caps_reg
{
u32 reg_value;
struct
{
// Reserved for future frequency
u32 reserved0 :1;
// 17 MHz (14 MHz on Atom) Supported: 0b - Not supported, 1b - Supported
u32 supported_17Mhz :1;
// 30 MHz (25MHz on Atom) Supported: 0b - Not supported, 1b - Supported
u32 supported_30Mhz :1;
// 50 MHz Supported: 0b - Not supported, 1b - Supported
u32 supported_50Mhz :1;
// Reserved
u32 reserved1 :4;
// Single I/O Supported: 0b - Not supported, 1b - Supported
u32 supported_single_io :1;
// Dual I/O Supported: 0b - Not supported, 1b - Supported
u32 supported_dual_io :1;
// Quad I/O Supported: 0b - Not supported, 1b - Supported
u32 supported_quad_io :1;
// Bulk Data Area Max Write Size: The amount of data the SPI Controller can write to the bulk
// data area before it has to poll the busy bit. This field is in multiples of 64 bytes. The
// SPI Controller will write the amount of data specified in this field, then check and wait
// for the Status.Busy bit to be zero before writing the next data chunk. This field is 6 bits
// long, allowing for 4KB of contiguous writes w/o a poll of the busy bit. If this field is
// 0x00 the Touch IC has no limit in the amount of data the SPI Controller can write to the
// bulk data area.
u32 bulk_data_max_write :6;
// Read Delay Timer Value: This field describes the delay the SPI Controller will initiate when
// a read interrupt follows a write data command. Uses values from TOUCH_CAPS_REG_READ_DELAY_TIME
u32 read_delay_timer_value :3;
// Reserved
u32 reserved2 :4;
// Maximum Touch Points: A byte value based on the HID descriptor definition.
u32 max_touch_points :8;
} fields;
} touch_caps_reg_t;
C_ASSERT(sizeof(touch_caps_reg_t) == 4);
//
// Offset 1Ch: TOUCH_CFG: Touch Configuration Register
// This register allows the SPI Controller to configure the touch sensor as needed during touch
// operations.
//
#define TOUCH_CFG_REG_OFFSET 0x1C
typedef enum touch_cfg_reg_bulk_xfer_size
{
TOUCH_CFG_REG_BULK_XFER_SIZE_4B = 0, // Bulk Data Transfer Size is 4 bytes
TOUCH_CFG_REG_BULK_XFER_SIZE_8B, // Bulk Data Transfer Size is 8 bytes
TOUCH_CFG_REG_BULK_XFER_SIZE_16B, // Bulk Data Transfer Size is 16 bytes
TOUCH_CFG_REG_BULK_XFER_SIZE_32B, // Bulk Data Transfer Size is 32 bytes
TOUCH_CFG_REG_BULK_XFER_SIZE_64B, // Bulk Data Transfer Size is 64 bytes
TOUCH_CFG_REG_BULK_XFER_SIZE_MAX
} touch_cfg_reg_bulk_xfer_size_t;
C_ASSERT(sizeof(touch_cfg_reg_bulk_xfer_size_t) == 4);
// Frequency values used by TOUCH_CFG_REG and TOUCH_SENSOR_GET_DEVICE_INFO_RSP_DATA.
typedef enum touch_freq
{
TOUCH_FREQ_RSVD = 0, // Reserved value
TOUCH_FREQ_17MHZ, // Sensor set for 17MHz operation (14MHz on Atom)
TOUCH_FREQ_30MHZ, // Sensor set for 30MHz operation (25MHz on Atom)
TOUCH_FREQ_MAX // Invalid value
} touch_freq_t;
C_ASSERT(sizeof(touch_freq_t) == 4);
typedef union touch_cfg_reg
{
u32 reg_value;
struct
{
// Touch Enable (TE): This bit is used as a HW semaphore for the Touch IC to guarantee to the
// SPI Controller to that (when 0) no sensing operations will occur and only the Reset
// interrupt will be generated. When TE is cleared by the SPI Controller:
// - TICs must flush all output buffers
// - TICs must De-assert any pending interrupt
// - ME must throw away any partial frame and pending interrupt must be cleared/not serviced.
// The SPI Controller will only modify the configuration of the TIC when TE is cleared. TE is
// defaulted to 0h on a power-on reset.
u32 touch_enable :1;
// Data/HID Packet Mode (DHPM): Raw Data Mode: 0h, HID Packet Mode: 1h
u32 dhpm :1;
// Bulk Data Transfer Size: This field represents the amount of data written to the Bulk Data
// Area (SPI Offset 0x1000-0x2FFF) in a single SPI write protocol
u32 bulk_xfer_size :4;
// Frequency Select: Frequency for the TouchIC to run at. Use values from TOUCH_FREQ
u32 freq_select :3;
// Reserved
u32 reserved :23;
} fields;
} touch_cfg_reg_t;
C_ASSERT(sizeof(touch_cfg_reg_t) == 4);
//
// Offset 20h: TOUCH_CMD: Touch Command Register
// This register is used for sending commands to the Touch IC.
//
#define TOUCH_CMD_REG_OFFSET 0x20
typedef enum touch_cmd_reg_code
{
TOUCH_CMD_REG_CODE_NOP = 0, // No Operation
TOUCH_CMD_REG_CODE_SOFT_RESET, // Soft Reset
TOUCH_CMD_REG_CODE_PREP_4_READ, // Prepare All Registers for Read
TOUCH_CMD_REG_CODE_GEN_TEST_PACKETS, // Generate Test Packets according to value in TOUCH_TEST_CTRL_REG
TOUCH_CMD_REG_CODE_MAX
} touch_cmd_reg_code_t;
C_ASSERT(sizeof(touch_cmd_reg_code_t) == 4);
typedef union touch_cmd_reg
{
u32 reg_value;
struct
{
// Command Code: See TOUCH_CMD_REG_CODE
u32 command_code :8;
// Reserved
u32 reserved :24;
} fields;
} touch_cmd_reg_t;
C_ASSERT(sizeof(touch_cmd_reg_t) == 4);
//
// Offset 24h: Power Management Control
// This register is used for active power management. The Touch IC is allowed to mover from Doze or
// Armed to Sensing after a touch has occurred. All other transitions will be made at the request
// of the SPI Controller.
//
#define TOUCH_PWR_MGMT_CTRL_REG_OFFSET 0x24
typedef enum touch_pwr_mgmt_ctrl_reg_cmd
{
TOUCH_PWR_MGMT_CTRL_REG_CMD_NOP = 0, // No change to power state
TOUCH_PWR_MGMT_CTRL_REG_CMD_SLEEP, // Sleep - set when the system goes into connected standby
TOUCH_PWR_MGMT_CTRL_REG_CMD_DOZE, // Doze - set after 300 seconds of inactivity
TOUCH_PWR_MGMT_CTRL_REG_CMD_ARMED, // Armed - Set by FW when a "finger off" message is received from the EUs
TOUCH_PWR_MGMT_CTRL_REG_CMD_SENSING, // Sensing - not typically set by FW
TOUCH_PWR_MGMT_CTRL_REG_CMD_MAX // Values will result in no change to the power state of the Touch IC
} touch_pwr_mgmt_ctrl_reg_cmd_t;
C_ASSERT(sizeof(touch_pwr_mgmt_ctrl_reg_cmd_t) == 4);
typedef union touch_pwr_mgmt_ctrl_reg
{
u32 reg_value;
struct
{
// Power State Command: See TOUCH_PWR_MGMT_CTRL_REG_CMD
u32 pwr_state_cmd :3;
// Reserved
u32 reserved :29;
} fields;
} touch_pwr_mgmt_ctrl_reg_t;
C_ASSERT(sizeof(touch_pwr_mgmt_ctrl_reg_t) == 4);
//
// Offset 28h: Vendor HW Information Register
// This register is used to relay Intel-assigned vendor ID information to the SPI Controller, which
// may be forwarded to SW running on the host CPU.
//
#define TOUCH_VEN_HW_INFO_REG_OFFSET 0x28
typedef union touch_ven_hw_info_reg
{
u32 reg_value;
struct
{
// Touch Sensor Vendor ID
u32 vendor_id :16;
// Touch Sensor Device ID
u32 device_id :16;
} fields;
} touch_ven_hw_info_reg_t;
C_ASSERT(sizeof(touch_ven_hw_info_reg_t) == 4);
//
// Offset 2Ch: HW Revision ID Register
// This register is used to relay vendor HW revision information to the SPI Controller which may be
// forwarded to SW running on the host CPU.
//
#define TOUCH_HW_REV_REG_OFFSET 0x2C
typedef u32 touch_hw_rev_reg_t; // bit definition is vendor specific
C_ASSERT(sizeof(touch_hw_rev_reg_t) == 4);
//
// Offset 30h: FW Revision ID Register
// This register is used to relay vendor FW revision information to the SPI Controller which may be
// forwarded to SW running on the host CPU.
//
#define TOUCH_FW_REV_REG_OFFSET 0x30
typedef u32 touch_fw_rev_reg_t; // bit definition is vendor specific
C_ASSERT(sizeof(touch_fw_rev_reg_t) == 4);
//
// Offset 34h: Compatibility Revision ID Register
// This register is used to relay vendor compatibility information to the SPI Controller which may
// be forwarded to SW running on the host CPU. Compatibility Information is a numeric value given
// by Intel to the Touch IC vendor based on the major and minor revision of the EDS supported. From
// a nomenclature point of view in an x.y revision number of the EDS, the major version is the value
// of x and the minor version is the value of y. For example, a Touch IC supporting an EDS version
// of 0.61 would contain a major version of 0 and a minor version of 61 in the register.
//
#define TOUCH_COMPAT_REV_REG_OFFSET 0x34
typedef union touch_compat_rev_reg
{
u32 reg_value;
struct
{
// EDS Minor Revision
u8 minor;
// EDS Major Revision
u8 major;
// Interface Revision Number (from EDS)
u8 intf_rev;
// EU Kernel Compatibility Version - vendor specific value
u8 kernel_compat_ver;
} fields;
} touch_compat_rev_reg_t;
C_ASSERT(sizeof(touch_compat_rev_reg_t) == 4);
//
// Touch Register Block is the full set of registers from offset 0x00h to 0x3F
// This is the entire set of registers needed for normal touch operation. It does not include test
// registers such as TOUCH_TEST_CTRL_REG
//
#define TOUCH_REG_BLOCK_OFFSET TOUCH_STS_REG_OFFSET
typedef struct touch_reg_block
{
touch_sts_reg_t sts_reg; // 0x00
touch_frame_char_reg_t frame_char_reg; // 0x04
touch_err_reg_t error_reg; // 0x08
u32 reserved0; // 0x0C
touch_id_reg_t id_reg; // 0x10
touch_data_sz_reg_t data_size_reg; // 0x14
touch_caps_reg_t caps_reg; // 0x18
touch_cfg_reg_t cfg_reg; // 0x1C
touch_cmd_reg_t cmd_reg; // 0x20
touch_pwr_mgmt_ctrl_reg_t pwm_mgme_ctrl_reg; // 0x24
touch_ven_hw_info_reg_t ven_hw_info_reg; // 0x28
touch_hw_rev_reg_t hw_rev_reg; // 0x2C
touch_fw_rev_reg_t fw_rev_reg; // 0x30
touch_compat_rev_reg_t compat_rev_reg; // 0x34
u32 reserved1; // 0x38
u32 reserved2; // 0x3C
} touch_reg_block_t;
C_ASSERT(sizeof(touch_reg_block_t) == 64);
//
// Offset 40h: Test Control Register
// This register
//
#define TOUCH_TEST_CTRL_REG_OFFSET 0x40
typedef union touch_test_ctrl_reg
{
u32 reg_value;
struct
{
// Size of Test Frame in Raw Data Mode: This field specifies the test frame size in raw data
// mode in multiple of 64 bytes. For example, if this field value is 16, the test frame size
// will be 16x64 = 1K.
u32 raw_test_frame_size :16;
// Number of Raw Data Frames or HID Report Packets Generation. This field represents the number
// of test frames or HID reports to be generated when test mode is enabled. When multiple
// packets/frames are generated, they need be generated at 100 Hz frequency, i.e. 10ms per
// packet/frame.
u32 num_test_frames :16;
} fields;
} touch_test_ctrl_reg_t;
C_ASSERT(sizeof(touch_test_ctrl_reg_t) == 4);
//
// Offsets 0x000 to 0xFFF are reserved for Intel-defined Registers
//
#define TOUCH_REGISTER_LIMIT 0xFFF
//
// Data Window: Address 0x1000-0x1FFFF
// The data window is reserved for writing and reading large quantities of data to and from the
// sensor.
//
#define TOUCH_DATA_WINDOW_OFFSET 0x1000
#define TOUCH_DATA_WINDOW_LIMIT 0x1FFFF
#define TOUCH_SENSOR_MAX_OFFSET TOUCH_DATA_WINDOW_LIMIT
//
// The following data structures represent the headers defined in the Data Structures chapter of the
// Intel Integrated Touch EDS
//
// Enumeration used in TOUCH_RAW_DATA_HDR
typedef enum touch_raw_data_types
{
TOUCH_RAW_DATA_TYPE_FRAME = 0,
TOUCH_RAW_DATA_TYPE_ERROR, // RawData will be the TOUCH_ERROR struct below
TOUCH_RAW_DATA_TYPE_VENDOR_DATA, // Set when InterruptType is Vendor Data
TOUCH_RAW_DATA_TYPE_HID_REPORT,
TOUCH_RAW_DATA_TYPE_GET_FEATURES,
TOUCH_RAW_DATA_TYPE_MAX
} touch_raw_data_types_t;
C_ASSERT(sizeof(touch_raw_data_types_t) == 4);
// Private data structure. Kernels must copy to HID driver buffer
typedef struct touch_hid_private_data
{
u32 transaction_id;
u8 reserved[28];
} touch_hid_private_data_t;
C_ASSERT(sizeof(touch_hid_private_data_t) == 32);
// This is the data structure sent from the PCH FW to the EU kernel
typedef struct touch_raw_data_hdr
{
u32 data_type; // use values from TOUCH_RAW_DATA_TYPES
u32 raw_data_size_bytes; // The size in bytes of the raw data read from the
// sensor, does not include TOUCH_RAW_DATA_HDR. Will
// be the sum of all uFrames, or size of TOUCH_ERROR
// for if DataType is TOUCH_RAW_DATA_TYPE_ERROR
u32 buffer_id; // An ID to qualify with the feedback data to track
// buffer usage
u32 protocol_ver; // Must match protocol version of the EDS
u8 kernel_compat_id; // Copied from the Compatibility Revision ID Reg
u8 reserved[15]; // Padding to extend header to full 64 bytes and
// allow for growth
touch_hid_private_data_t hid_private_data; // Private data structure. Kernels must copy to HID
// driver buffer
} touch_raw_data_hdr_t;
C_ASSERT(sizeof(touch_raw_data_hdr_t) == 64);
typedef struct touch_raw_data
{
touch_raw_data_hdr_t header;
u8 raw_data[1]; // used to access the raw data as an array and keep the
// compilers happy. Actual size of this array is
// Header.RawDataSizeBytes
} touch_raw_data_t;
// The following section describes the data passed in TOUCH_RAW_DATA.RawData when DataType equals
// TOUCH_RAW_DATA_TYPE_ERROR
// Note: This data structure is also applied to HID mode
typedef enum touch_err_types
{
TOUCH_RAW_DATA_ERROR = 0,
TOUCH_RAW_ERROR_MAX
} touch_err_types_t;
C_ASSERT(sizeof(touch_err_types_t) == 4);
typedef union touch_me_fw_error
{
u32 value;
struct
{
u32 invalid_frame_characteristics : 1;
u32 microframe_index_invalid : 1;
u32 reserved : 30;
} fields;
} touch_me_fw_error_t;
C_ASSERT(sizeof(touch_me_fw_error_t) == 4);
typedef struct touch_error
{
u8 touch_error_type; // This must be a value from TOUCH_ERROR_TYPES
u8 reserved[3];
touch_me_fw_error_t touch_me_fw_error;
touch_err_reg_t touch_error_register; // Contains the value copied from the Touch Error Reg
} touch_error_t;
C_ASSERT(sizeof(touch_error_t) == 12);
// Enumeration used in TOUCH_FEEDBACK_BUFFER
typedef enum touch_feedback_cmd_types
{
TOUCH_FEEDBACK_CMD_TYPE_NONE = 0,
TOUCH_FEEDBACK_CMD_TYPE_SOFT_RESET,
TOUCH_FEEDBACK_CMD_TYPE_GOTO_ARMED,
TOUCH_FEEDBACK_CMD_TYPE_GOTO_SENSING,
TOUCH_FEEDBACK_CMD_TYPE_GOTO_SLEEP,
TOUCH_FEEDBACK_CMD_TYPE_GOTO_DOZE,
TOUCH_FEEDBACK_CMD_TYPE_HARD_RESET,
TOUCH_FEEDBACK_CMD_TYPE_MAX
} touch_feedback_cmd_types_t;
C_ASSERT(sizeof(touch_feedback_cmd_types_t) == 4);
// Enumeration used in TOUCH_FEEDBACK_HDR
typedef enum touch_feedback_data_types
{
TOUCH_FEEDBACK_DATA_TYPE_FEEDBACK = 0, // This is vendor specific feedback to be written to the sensor
TOUCH_FEEDBACK_DATA_TYPE_SET_FEATURES, // This is a set features command to be written to the sensor
TOUCH_FEEDBACK_DATA_TYPE_GET_FEATURES, // This is a get features command to be written to the sensor
TOUCH_FEEDBACK_DATA_TYPE_OUTPUT_REPORT, // This is a HID output report to be written to the sensor
TOUCH_FEEDBACK_DATA_TYPE_STORE_DATA, // This is calibration data to be written to system flash
TOUCH_FEEDBACK_DATA_TYPE_MAX
} touch_feedback_data_types_t;
C_ASSERT(sizeof(touch_feedback_data_types_t) == 4);
// This is the data structure sent from the EU kernels back to the ME FW.
// In addition to "feedback" data, the FW can execute a "command" described by the command type parameter.
// Any payload data will always be sent to the TIC first, then any command will be issued.
typedef struct touch_feedback_hdr
{
u32 feedback_cmd_type; // use values from TOUCH_FEEDBACK_CMD_TYPES
u32 payload_size_bytes; // The amount of data to be written to the sensor, not including the header
u32 buffer_id; // The ID of the raw data buffer that generated this feedback data
u32 protocol_ver; // Must match protocol version of the EDS
u32 feedback_data_type; // use values from TOUCH_FEEDBACK_DATA_TYPES. This is not relevant if PayloadSizeBytes is 0
u32 spi_offest; // The offset from TOUCH_DATA_WINDOW_OFFSET at which to write the Payload data. Maximum offset is 0x1EFFF.
u8 reserved[40]; // Padding to extend header to full 64 bytes and allow for growth
} touch_feedback_hdr_t;
C_ASSERT(sizeof(touch_feedback_hdr_t) == 64);
typedef struct touch_feedback_buffer
{
touch_feedback_hdr_t Header;
u8 feedback_data[1]; // used to access the feedback data as an array and keep the compilers happy. Actual size of this array is Header.PayloadSizeBytes
} touch_feedback_buffer_t;
//
// This data structure describes the header prepended to all data
// written to the touch IC at the bulk data write (TOUCH_DATA_WINDOW_OFFSET + TOUCH_FEEDBACK_HDR.SpiOffest) address.
typedef enum touch_write_data_type
{
TOUCH_WRITE_DATA_TYPE_FW_LOAD = 0,
TOUCH_WRITE_DATA_TYPE_DATA_LOAD,
TOUCH_WRITE_DATA_TYPE_FEEDBACK,
TOUCH_WRITE_DATA_TYPE_SET_FEATURES,
TOUCH_WRITE_DATA_TYPE_GET_FEATURES,
TOUCH_WRITE_DATA_TYPE_OUTPUT_REPORT,
TOUCH_WRITE_DATA_TYPE_NO_DATA_USE_DEFAULTS,
TOUCH_WRITE_DATA_TYPE_MAX
} touch_write_data_type_t;
C_ASSERT(sizeof(touch_write_data_type_t) == 4);
typedef struct touch_write_hdr
{
u32 write_data_type; // Use values from TOUCH_WRITE_DATA_TYPE
u32 write_data_len; // This field designates the amount of data to follow
} touch_write_hdr_t;
C_ASSERT(sizeof(touch_write_hdr_t) == 8);
typedef struct touch_write_data
{
touch_write_hdr_t header;
u8 write_data[1]; // used to access the write data as an array and keep the compilers happy. Actual size of this array is Header.WriteDataLen
} touch_write_data_t;
#pragma pack()
#endif // _TOUCH_SENSOR_REGS_H