efinix_titanium_ti60_f225_dev_kit: ethernet non functional

[chmousset]

I tried to build efinix_titanium_ti60_f225_dev_kit.py both with --with-ethernet and --with-etherbone, but the ethernet is non functional.

--with-ethernet :

python ./litex_boards/targets/efinix_titanium_ti60_f225_dev_kit.py --with-ethernet --build --load --flash

ethernet.tar.gz
The board performs the memory test correctly, then when trying to boot from ethernet repeats the ethernet debug message until timeout:

        __   _ __      _  __
       / /  (_) /____ | |/_/
      / /__/ / __/ -_)>  <
     /____/_/\__/\__/_/|_|
   Build your hardware, easily!

 (c) Copyright 2012-2023 Enjoy-Digital
 (c) Copyright 2007-2015 M-Labs

 BIOS built on Sep 14 2023 18:30:47
 BIOS CRC passed (a022cf0f)

 LiteX git sha1: c16add73

--=============== SoC ==================--
CPU:            VexRiscv @ 200MHz
BUS:            WISHBONE 32-bit @ 4GiB
CSR:            32-bit data
ROM:            128.0KiB
SRAM:           8.0KiB

--========== Initialization ============--
Ethernet init...

--============== Boot ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
             Timeout
Booting from network...
Local IP: 192.168.1.50
Remote IP: 192.168.1.100
Booting from boot.json...
>>>> txlen : 72
55555555555555d5ffffffffffff10e2d50000000806000108000604000110e2d5000000c0a80132000000000000c0a8016400000000000000000000000000000000000076a5a1b0
[repeats plenty of times]
Booting from boot.bin...
Copying boot.bin to 0x40000000... >>>> txlen : 72
55555555555555d5ffffffffffff10e2d50000000806000108000604000110e2d5000000c0a80132000000000000c0a8016400000000000000000000000000000000000076a5a1b0
[etc]

during that time, the LED on the ethernet interface (both sides of the cable) blink, showing that frames are going through the cable, however no frames can be captured via wireshark.
If an ethernet switch is placed between the PC and board, the PC LED does not blink, which could mean that the frames emitted by the board are incorrect and dropped by both the switch and the PC Ethernet card.
I tried both in Gigabit and 100M speed, same result.
Also, the board does not respond to ping.

--with-etherbone:

python ./litex_boards/targets/efinix_titanium_ti60_f225_dev_kit.py --with-etherbone --build --load --flash --csr-csv build/efinix_titanium_ti60_f225_dev_kit/csr.csv

etherbone.tar.gz

The board does not respond to ping either.
When using wishbone-tool to try to change the ctrl register through the etherbone, the board does not reset.
indeed, etherbone read with wishbone-tool timeout.

wishbone-tool --ethernet-host 192.168.1.50 --csr-csv build/efinix_titanium_ti60_f225_dev_kit/csr.csv ctrl 1                                                   wishbone-tool --ethernet-host 192.168.1.50 --csr-csv build/efinix_titanium_ti60_f225_dev_kit/csr.csv ctrl

Notes

The design does not build successfully with efinity 2022.1, I had to upgrade to 2023.1.
2022.1 would fail with

***** Beginning stage placement ... *****
Create outflow/efinix_titanium_ti60_f225_dev_kit_after_qp.qdelay

ERROR(1): Qplacer exception: CHECK 'clock_to_idx.count(pb_clock.name()) == 0' FAILED in src/timer.cc:134 Clock name eth_rx_clk must be unique