@@ -722,7 +722,7 @@ llvm::DIType *CGDebugInfo::CreateType(const BuiltinType *BT) {
722
722
auto *LowerBound =
723
723
llvm::ConstantAsMetadata::get (llvm::ConstantInt::getSigned (
724
724
llvm::Type::getInt64Ty (CGM.getLLVMContext ()), 0 ));
725
- SmallVector<int64_t , 9 > Expr (
725
+ SmallVector<uint64_t , 9 > Expr (
726
726
{llvm::dwarf::DW_OP_constu, NumElemsPerVG, llvm::dwarf::DW_OP_bregx,
727
727
/* AArch64::VG */ 46 , 0 , llvm::dwarf::DW_OP_mul,
728
728
llvm::dwarf::DW_OP_constu, 1 , llvm::dwarf::DW_OP_minus});
@@ -768,7 +768,7 @@ llvm::DIType *CGDebugInfo::CreateType(const BuiltinType *BT) {
768
768
}
769
769
770
770
// Element count = (VLENB / SEW) x LMUL
771
- SmallVector<int64_t , 12 > Expr (
771
+ SmallVector<uint64_t , 12 > Expr (
772
772
// The DW_OP_bregx operation has two operands: a register which is
773
773
// specified by an unsigned LEB128 number, followed by a signed LEB128
774
774
// offset.
@@ -4325,7 +4325,7 @@ void CGDebugInfo::CreateLexicalBlock(SourceLocation Loc) {
4325
4325
}
4326
4326
4327
4327
void CGDebugInfo::AppendAddressSpaceXDeref (
4328
- unsigned AddressSpace, SmallVectorImpl<int64_t > &Expr) const {
4328
+ unsigned AddressSpace, SmallVectorImpl<uint64_t > &Expr) const {
4329
4329
Optional<unsigned > DWARFAddressSpace =
4330
4330
CGM.getTarget ().getDWARFAddressSpace (AddressSpace);
4331
4331
if (!DWARFAddressSpace)
@@ -4494,7 +4494,7 @@ llvm::DILocalVariable *CGDebugInfo::EmitDeclare(const VarDecl *VD,
4494
4494
Line = getLineNumber (VD->getLocation ());
4495
4495
Column = getColumnNumber (VD->getLocation ());
4496
4496
}
4497
- SmallVector<int64_t , 13 > Expr;
4497
+ SmallVector<uint64_t , 13 > Expr;
4498
4498
llvm::DINode::DIFlags Flags = llvm::DINode::FlagZero;
4499
4499
if (VD->isImplicit ())
4500
4500
Flags |= llvm::DINode::FlagArtificial;
@@ -4720,7 +4720,7 @@ void CGDebugInfo::EmitDeclareOfBlockDeclRefVariable(
4720
4720
target.getStructLayout (blockInfo.StructureType )
4721
4721
->getElementOffset (blockInfo.getCapture (VD).getIndex ()));
4722
4722
4723
- SmallVector<int64_t , 9 > addr;
4723
+ SmallVector<uint64_t , 9 > addr;
4724
4724
addr.push_back (llvm::dwarf::DW_OP_deref);
4725
4725
addr.push_back (llvm::dwarf::DW_OP_plus_uconst);
4726
4726
addr.push_back (offset.getQuantity ());
@@ -5191,7 +5191,7 @@ void CGDebugInfo::EmitGlobalVariable(llvm::GlobalVariable *Var,
5191
5191
} else {
5192
5192
auto Align = getDeclAlignIfRequired (D, CGM.getContext ());
5193
5193
5194
- SmallVector<int64_t , 4 > Expr;
5194
+ SmallVector<uint64_t , 4 > Expr;
5195
5195
unsigned AddressSpace =
5196
5196
CGM.getContext ().getTargetAddressSpace (D->getType ());
5197
5197
if (CGM.getLangOpts ().CUDA && CGM.getLangOpts ().CUDAIsDevice ) {
0 commit comments