[FastISel][AArch64] Add support for more addressing modes.

FastISel didn't take much advantage of the different addressing modes available
to it on AArch64. This commit allows the ComputeAddress method to recognize more
addressing modes that allows shifts and sign-/zero-extensions to be folded into
the memory operation itself.

For Example:
  lsl x1, x1, brson#3     --> ldr x0, [x0, x1, lsl brson#3]
  ldr x0, [x0, x1]

  sxtw x1, w1
  lsl x1, x1, brson#3     --> ldr x0, [x0, x1, sxtw brson#3]
  ldr x0, [x0, x1]

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@215597 91177308-0d34-0410-b5e6-96231b3b80d8

Author: ributzka