Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

incorporate feedback from josh re: verilog design #7

Open
matpalm opened this issue Feb 6, 2024 · 0 comments
Open

incorporate feedback from josh re: verilog design #7

matpalm opened this issue Feb 6, 2024 · 0 comments

Comments

@matpalm
Copy link
Owner

matpalm commented Feb 6, 2024

josh provided this awesome feedback, https://gist.github.com/jwise/5619bf4271fc41f9ae14d31b3b1531f4

need to digest and work through this, will likely result in a large ( and much better ) rewrite

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant