-
Notifications
You must be signed in to change notification settings - Fork 134
-
Notifications
You must be signed in to change notification settings - Fork 134
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Checking something: Endianness of scom addresses #260
Comments
SCOM addresses are just offsets into the XSCOM MMIO area. The SCOMs themselves are big endian MMIO registers so we use in_be64() and out_be64() to access them. |
Oh, so like, recv_status_reg is at |
More or less. Historically SCOMs were accessed from outside the chip via a address/data register pair and the "scom address" needs to be translated from a register number to an offset into the XSCOM MMIO area. For P9 all that requires is shifting the address up by three bits, but it was a little more complex on P8 which is why we use The other thing is that each chip has its own xscom MMIO range so |
skiboot/hw/xscom.c
Line 108 in f901fca
So I know the p9 can run in either big or little endian mode, but this bit of code leads me to believe that
scom addresses are always big endian, regardless of whether the cpu is running in big or little mode.
Just a bit of clarification would be nice, thank you.
The text was updated successfully, but these errors were encountered: