Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Main analytical placer locks up for designs with high Distributed RAM usage. #10

Open
chili-chips-ba opened this issue Aug 17, 2023 · 0 comments
Open

Main analytical placer locks up for designs with high Distributed RAM usage. #10

chili-chips-ba opened this issue Aug 17, 2023 · 0 comments

Comments

@chili-chips-ba
Copy link

The exact same RTL+XDC went through both VTR (https://github.com/chipsalliance/f4pga) and Vivado w/o problem.

[https://symbioticeda.slack.com/archives/C053XV4R248/p1691005203874859]

See line#256 of [https://github.com/chili-chips-ba/openXC7-TetriSaraj/blob/main/1.hw/ip.cpu/picosoc_noflash.v], and change BRAM to DistRAM.

Change-BRAM-to-DistRAM
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@chili-chips-ba