Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[XIF] Implement even/odd write in register file #298

Open
Silabs-ArjanB opened this issue Oct 27, 2021 · 0 comments
Open

[XIF] Implement even/odd write in register file #298

Silabs-ArjanB opened this issue Oct 27, 2021 · 0 comments
Labels
Component:RTL For issues in the RTL (e.g. for files in the rtl directory) good first issue Type:Task For any task except bug fixes

Comments

@Silabs-ArjanB
Copy link
Contributor

This issue is just about the register file implementation. The required hazard and bypass logic is out of scope for this issue.

Currently only X_RFW_WIDTH == 32 is supported (see https://cv32e40x-user-manual.readthedocs.io/en/latest/integration.html and https://docs.openhwgroup.org/projects/openhw-group-core-v-xif/x_ext.html#parameters) is supported in the CV32E40X. The register file shall be adapted to support X_RFW_WIDTH == 64 as well.

Please leave a response here if you want to work on this task and also if you need more information.
@Silabs-ArjanB Silabs-ArjanB added Component:RTL For issues in the RTL (e.g. for files in the rtl directory) Type:Task For any task except bug fixes labels Oct 27, 2021
@Silabs-ArjanB Silabs-ArjanB changed the title XIF - Implement even/odd write in registerfile XIF - Implement even/odd write in register file Oct 27, 2021
@Silabs-ArjanB Silabs-ArjanB changed the title XIF - Implement even/odd write in register file [XIF] Implement even/odd write in register file Mar 13, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
Component:RTL For issues in the RTL (e.g. for files in the rtl directory) good first issue Type:Task For any task except bug fixes
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@Silabs-ArjanB