New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Out-of-order CPU model for the RISC-V Vector extension #36

Open

soniab opened this issue Nov 10, 2023 · 0 comments

soniab commented Nov 10, 2023

Hi,

Can I use the Out-of-order CPU model for the RISC-V Vector extension with this Gem5 simulator?

Regards,
Sonia

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment