Skip to content

Latest commit

 

History

History
7 lines (5 loc) · 128 Bytes

README.md

File metadata and controls

7 lines (5 loc) · 128 Bytes

FPGAOthello

Endgame solver of Othello, on FPGA

  • Top level design: pipeline.sv
  • Simulation design: processer_sim.sv